D&R News Alert
May 5th, 2025
$var->USER_FIRSTNAME

Welcome to the issue of May 5th, 2025 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

Chips'n media
 WAVE6331 High Performance Video codec IP

• Supports HEVC, AV1, H.264, VP9 upto 8K
• Extremely low HOST CPU load & FBC to save bandwidth
• Support 3rd party frame compression I/F (AFBC, PVRIC)
• Versatile Pre/Post-processing function

 >> MORE ABOUT WAVE6331

Foundry News
■ Intel tweaks its 18A process with variants tailored to mass-market chips, big AI brains
■ Enabling the next generation of smart glasses
What's new about FD-SOI?
Foundry Ecosystem News
■ Keysight EDA and Intel Foundry Collaborate on EMIB-T Silicon Bridge Technology for Next-Generation AI and Data Center Solutions
■ IC’Alps joins Intel Foundry Accelerator program as Value Chain Alliance (VCA) and Design Services Alliance (DSA) partner
Memory IP
■ Weebit Nano and DB HiTek to demonstrate chips integrating Weebit ReRAM at PCIM 2025
FlexGen™ – smart NoC IP
Revolutionizing complex SoC design with
smart NoC IP from Arteris
 ■ 10x Productivity Boost
■ Expert-Level Results
■ Up to 30% Wire Length Reduction

Learn about FlexGen Download tech paper Watch video

Design Platform
■ Movellus Debuts Industry-First On-Die Power Delivery Network Analyzer
■ Imec coordinates EU Chips Design Platform
■ Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance - by eInfochips
Security
■ Ensuring IoT Designs Comply With the Cyber Resilience Act—and Are Seen to Do So
Artificial Intelligence
■ Silvaco Expands Product Offerings in Photonics and Wafer-Scale Plasma Modeling for AI Applications with Acquisition of Tech-X Corporation
Internet of Things
■ Award-winning, Nordic-powered outdoor asset tracker supports sustainable logistics
Partner News
■ Andy Nightingale, VP of Product Marketing at Arteris – Interview Series
■ Silvaco Partners with Kyung Hee University’s Professor Jin Jang on AI-Powered Fab Technology Co-Optimization for Next Generation Display Technologies
■ Cadence to Buy Artisan to Support Chiplet, 3D IC Future
■ TSMC leads Taiwan with 305 patent filings in Q1 2025
Finance News
■ Weebit Nano Q3 FY25 Quarterly Activities Report
■ QuickLogic to Report First Quarter Fiscal 2025 Financial Results on Tuesday, May 13
Business News
■ Spain launches €800m quantum strategy
■ IBM Cloud is First Service Provider to Deploy Intel Gaudi 3
■ UK Digital Twin Centre opens in Belfast to drive nationwide industrial innovation






Synopsys LPDDR5X/5/4X PHY IP on TSMC N3P
• Low latency, small area, low power
• Compatible with JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs up to 8533 Mbps

New IP
• Audio Sample Rate Converter by CAST
• Lightweight Root-of-Trust by Crypto Quantique
• 2kx8 Bits OTP (One-Time Programmable) IP, TSM- 40ULP 1.1/2.5V Process by Attopsemi Technology
• Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port) by Nordic Semiconductor
• Image processing specialized NPU by Chips&Media

What they said at
IP SoC Silicon Valley 25

Interview with Alexander Mozgovenko - Product Manager - CAST

Interview with Randy Caplan - CEO - Silicon Creations

Interview with Ravi Thummarukudy - CEO - Mobiveil Inc.

Interview with Andy Lee - Vice president, US marketing - Chips&Media, Inc.

REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: https://www.design-reuse.com/users/signup.php

UPDATE YOUR PROFILE / UNSUBSCRIBE :
You are subscribed as $var->USER_MAIL and you receive this Alert in html format.

* If you wish to unsubscribe, you can do it there:
https://www.design-reuse.com/users/alert.php?u=$var->USER_ID&e=$var->USER_MAIL