D&R News Alert
May 12th, 2025
$var->USER_FIRSTNAME

Welcome to the issue of May 12th, 2025 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

Design Tools and Platform
EDA Companies Throw Support Behind TSMC’s New A14 Process
Cybord’s Visual AI solution to be integrated with Siemens’ Opcenter MES
Excelliance MOS Adopts Silvaco DTCO Flow for the Development of Next-Gen Silicon Carbide Devices
RISC-V
Keysom Unveils Keysom Core Explorer V1.0
SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
KEYSOM is heading to RISC-V Summit Europe in Paris!
RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
Security IP - Standalone Engines, Processors, SoCs
CAST

• Encryption and Authentication (AES, SHA, Ascon, SNOW-V)
• Post-quantum Secure Key Encapsulation (KiviPQC-KEM)
• Secure Processors, RoT, Secure Boot (GEON family)
• Battle-tested IPs Powering Billions of Shipping Products

Unmatched Support from IP Choice to System Integration

Artificial Intelligence
Imagination Announces E-Series: A New Era of On-Device AI and Graphics
Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
How Edge AI is Redefining Data-driven Decision Making in Industrial Automation - By MosChip Technologies
Automotive IP
Cadence and AVCC to Advance Physical AI Innovations for Autonomous Vehicles
Tensilica AI co-processor for automotive
Rambus
Unleashing the Performance of
AI Training with HBM4

Join Rambus and Samsung Foundry for a webinar on the design and integration of HBM4 memory subsystems in next-generation AI SoCs. Don’t miss this opportunity to hear directly from the experts shaping the future of AI hardware.

Save Your Spot >>

Multimedia
VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
€15m for European image sensor breakthrough
Security
PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
AI vs. AI: Both Friend and Foe in Cybersecurity
Vayavya Labs
Turbocharge Your Automotive SDLC with Virtual ECUs

Learn how Virtual ECUs are revolutionizing automotive software development and how to integrate them into your development workflow for seamless compliance

When: 28th May, 2025 at 3.00 PM to 4.00 PM (CET)


Click here to register for the Webinar! >>

Ethernet
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability - by Synopsys
Quantum Computing
$50m quantum computing lab for Paris
Green Electronics
Fraunhofer EMI: Innovative recycling method for carbon fibre
Partner News
Meet DCD-SEMI at GITEX Europe 2025 — and RnD Con 2025!
Ceva, Inc. Announces First Quarter 2025 Financial Results
Business News
India Releases Guidelines for Electronics Components Manufacturing Scheme






Chips'n media

WAVE6031 High Performance Video Decoder IP

• Supports HEVC, AV1, H.264, VP9 upto 8K
• Extremely low HOST CPU load & FBC to save bandwidth
• Support 3rd party frame compression I/F (AFBC, PVRIC)
• Versatile post-processing function

>> MORE ABOUT WAVE6031


Synopsys MIPI C-PHY v2.0 D-PHY v2.1 RX for TSMC N6
• Compliant with the latest MIPI C-PHY and D-PHY specifications
• Fully verified IP available in TX, RX, or master and slave configuration...

New IP
Logic based Hardware Root-of-Trust - Physical Unclonable Function (PUF) by Crypto Quantique
On-Die PDN Analyzer for Transistor-Level Visibility and Telemetry by Movellus
10G Base T Ethernet PHY by Terminus Circuits
LPDDR5X/5/4X PHY IP on TSMC N3P by Synopsys

What they said at
IP SoC Silicon Valley 25


Scalable, Flexible Edge AI accelerator - Silicon-Proven IP for Smart-X and Robotics
Lee Wang Lock, Senior Staff Research Engineer, AiM Future, Inc.


Generative AI on State Space Models for Edge Use Cases
Steven Brightfield, Chief Marketing Officer, BrainChip Inc.


Advanced Automotive AI Networks on a Scalable,Programmable GPNPU
Steve Roddy, Chief Marketing Officer, Quadric


Securing Multi-Die Designs Starting with an Unclonable Root of Trust
Dana Neustadter, Sr. Director of Product Management Security IP, Synopsys, Inc.


REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: https://www.design-reuse.com/users/signup.php

UPDATE YOUR PROFILE / UNSUBSCRIBE :
You are subscribed as $var->USER_MAIL and you receive this Alert in html format.

* If you wish to unsubscribe, you can do it there:
https://www.design-reuse.com/users/alert.php?u=$var->USER_ID&e=$var->USER_MAIL