Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search Product
News
D&R Events
Subscribe to D&R SoC News Alert
Sign In
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic Design Center
IP-SoC Days
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Browse Interconnect, D2D, C2C
Chip to Chip (5)
Die-to-die (25)
Intra SoC Connectivity (10)
Network Interconnect (14)
54 IP
51
0.0
IPT UCIE-A PHY, TSMC N5/N4P
The InPsytech (IPT) UCIe-A PHY is a mass-production proven, state-of-the-art physical layer interface designed to provide exceptional performance and ...
52
0.0
Highly configurable Interlaken ILA & ILK
Tamba Networks offers a highly configurable Interlaken ILA and ILK core. The core is compliant with the Interlaken and Interlaken look-aside specifica...
53
0.0
UCIe 2.0 Controller
The InPsytech UCIe 2.0 (Universal Chiplet Interconnect Express) Controller is a high-performance designe to facilitate efficient communication between...
54
0.0
33G Die-to-Die SerDes PHY (12nm 16nm)
The AnalogX AXDieIO IP utilizes the silicon-proven AXLinkIO transceiver architecture for die-to-die, in package, type of channel links....
|
Previous
|
2
