Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search Product
News
D&R Events
Subscribe to D&R SoC News Alert
Sign In
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic Design Center
IP-SoC Days
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Browse Memory Controller - PHY IP
DDR (630)
eMMC (18)
Flash Controller (8)
HBM (30)
Mobile SDR Controller (4)
NAND Flash (35)
NVM Express (21)
ONFI Controller (4)
SD (12)
SDIO Controller (3)
SDRAM Controller (107)
SRAM Controller (3)
Other (21)
NAND Flash Controller (22)
NAND Flash PHY (13)
SD Controller (7)
SD PHY (5)
896 IP
351
0.118
Single Port SRAM Compiler IP, Support Repair Features, UMC 40nm LP process
UMC 40nm LP Logic process Single Port SRAM memory compiler with row redundancy....
352
0.118
Single Port SRAM Compiler IP, Support Repair Features, UMC 40nm LP process
UMC 40nm LP Logic process Single Port SRAM compiler LVT with row redundancy....
353
0.118
Single Port SRAM Compiler IP, UMC 40nm LP process
UMC 40nm LP 303RVT cell peripheral LVT....
354
0.118
Single Port SRAM Compiler IP, UMC 55nm CIS process
UMC 55nm CMOS Image Sensor 1P3M process Single Port SRAM memory compiler with peripheral HVT....
355
0.118
Single Port SRAM Compiler IP, Support Repair Features, UMC 55nm eHV process
UMC 55 eHV process Single Port SRAM memory compiler with row Redundancy....
356
0.118
Single Port SRAM Compiler IP, Support Repair Features, UMC 55nm eHV process
UMC 55nm eHV Low Power Low-K process synchronous high density, Single Port SRAM compiler with row redundancy option....
357
0.118
Single Port SRAM Compiler IP, UMC 55nm LP process
UMC 55nm LP Low-K Logic process Synchronous Single Port SRAM memory compiler....
358
0.118
Single Port SRAM Compiler IP, Support Repair Features, UMC 55nm LP process
UMC 55nm LP Low-K Logic process Synchronous Single Port SRAM memory compiler with redundancy feature....
359
0.118
Single Port SRAM Compiler IP, UMC 55nm SP process
UMC 55nm eFlash with peripheral HVT Single Port SRAM compiler....
360
0.118
Single Port SRAM Compiler IP, HVT, Support Repair Features, UMC 55nm CIS process
UMC 55nm CMOS Image Sensor Single Port SRAM with peripheral HVT and row redundancy....
361
0.118
Single Port SRAM Compiler IP, UMC 55nm eHV process
UMC 55 eHV process Single Port SRAM compiler....
362
0.118
Single Port SRAM Compiler IP, UMC 55nm eHV process
UMC 55nm HV Single Port SRAM with peripheral LVT....
363
0.118
Single Port SRAM Compiler IP, UMC 55nm SP process
UMC 55nm SP Low-K Logic process Synchronous Single Port SRAM using 0.425-Bit cell memory compiler....
364
0.118
Single Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process
UMC 55SP Single Port SRAM with row redundancy....
365
0.118
Single Port SRAM Compiler IP, UMC 80nm HV process
UMC 80nm HV process Single Port SRAM memory compiler....
366
0.118
Single Port SRAM Compiler IP, Support Repair Features, UMC 80nm HV process
UMC 80nm HV process Single Port SRAM memory compiler with Redundancy....
367
0.118
Single Port SRAM Compiler IP, UMC 90nm LL process
UMC 90nm LL Low-K RVT process synchronous Single Port SRAM memory compiler....
368
0.118
Single Port SRAM Compiler IP, UMC 90nm CIS process
UMC 90nm CMOS Image Sensor process 1P3M Single Port SRAM compiler....
369
0.118
Single Port SRAM Compiler IP, Support Repair Features, UMC 90nm CIS process
Single Port SRAM, UMC 90nm CMOS Image Sensor Image Sensor process....
370
0.118
Flash Memory Controller IP, Support page sizes of 512, 2K, 4K, 8K and 16K bytes NAND Flash memory, 74bit ECC correction (512 or 1K bytes sectors), Soft IP
Nand Flash Controller with AHB Interface over 74-Bit ECC correction capacity....
371
0.118
Controller IP, System Power/Clock Management, Soft IP
The system control unit, is designed to provide a power and clock management functions for System-on-a-Chip (SoC) to handle operations of the chip tha...
372
0.118
Single Port SRAM Compiler IP, High density, UMC 0.13um HS/FSG process
UMC 0.13um HS/FSG Logic process high density synchronous Single Port SRAM memory compiler....
373
0.118
Single Port SRAM Compiler IP, UMC 0.11um eFlash/HS process
UMC 0.11um eFlash HS process, Single Port SRAM memory compiler....
374
0.118
Single Port SRAM Compiler IP, UMC 0.11um HS/AE process
UMC 0.11um HS/AE (AL Advanced Enhancement) Logic process Ultra high speed Synchronous Single Port SRAM memory compiler....
375
0.118
Single Port SRAM Compiler IP, UMC 0.11um HS/AE process
UMC 0.11um HS/AE Logic process synchronous High-density Single Port SRAM memory compiler....
376
0.118
Single Port SRAM Compiler IP, UMC 0.11um HS/FSG process
UMC 0.11um HS/FSG Logic process, 1.41um2-Bit cell Single Port SRAM memory compiler....
377
0.118
Single Port SRAM Compiler IP, UMC 0.11um HS/FSG process
UMC 0.11um HS Logic process synchronous, high density Single Port memory compiler....
378
0.118
Single Port SRAM Compiler IP, UMC 0.11um LL process
UMC 0.11um low leakage process Synchronous high density Single Port SRAM compiler....
379
0.118
Single Port SRAM Compiler IP, UMC 0.11um SP process
UMC 0.11um eFlash SP process, Single Port SRAM compiler....
380
0.118
Single Port SRAM Compiler IP, UMC 0.13um HS/FSG process
UMC 0.13um HS/FSG standard process synchronous high density Low Power Single Port SRAM memory compiler....
381
0.118
Single Port SRAM Compiler IP, UMC 0.13um LL process
UMC 0.13um LL Logic/FSG process high density synchronous high density Single Port SRAM memory compiler....
382
0.118
Single Port SRAM Compiler IP, UMC 0.13um SP process
UMC 0.13um HS/FSG Logic process synchronousultra high speed Single Port SRAM memory compiler....
383
0.118
Single Port SRAM Compiler IP, 4.0um2 bit cells, High density, Low Power, UMC 0.18um G2 process
UMC 0.18um GII Logic process synchronous high density, Low Power mini Single Port SRAM....
384
0.118
Single Port SRAM Compiler IP, 4.0um2 bit cells, Synchronous high speed , UMC 0.18um G2 process
UMC 0.18um GII Logic process synchronous high speed Single Port SRAM memory compiler....
385
0.118
Single Port SRAM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process standard asynchronous low density Low Power Single Port SRAM memory compiler....
386
0.118
Single Port SRAM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process synchronous low density Low Power Single Port SRAM memory compiler....
387
0.118
Single Port SRAM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process synchronous high density Single Port SRAM memory compiler....
388
0.118
Single Port SRAM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process synchronous Single Port Low Power SRAM memory compiler....
389
0.118
Single Port SRAM Compiler IP, UMC 0.25um process
UMC 0.25um Logic process synchronous high density Single Port SRAM memory compiler....
390
0.118
Single Port SRAM Compiler IP, UMC 0.25um SP process
UMC 0.25um Logic process synchronous high speed Single Port SRAM memory compiler....
391
0.118
Single Port SRAM Compiler IP, UMC 28nm HLP process
high density Single Port SRAM, UMC 28nm HLP process....
392
0.118
Single Port SRAM Compiler IP, UMC 28nm HLP process
UMC 28nm HLP process synchronous high density Single Port SRAM memory compiler....
393
0.118
Single Port SRAM Compiler IP, UMC 28nm HLP process
UMC 28nm HLP Logic process LVT synchronous high density Single Port SRAM memory compiler....
394
0.118
Single Port SRAM Compiler IP, UMC 28nm HLP process
UMC 28nm HLP process standard LVT synchronous high density Single Port SRAM memory compiler....
395
0.118
Single Port SRAM Compiler IP, UMC 28nm HLP process
UMC 28nm HLP Logic process LVT synchronous high density Single Port SRAM memory compiler....
396
0.118
Single Port SRAM Compiler IP, UMC 28nm HLP process
UMC 28nm HLP process LVT synchronous high density Single Port SRAM memory compiler....
397
0.118
Single Port SRAM Compiler IP, UMC 28nm HLP process
UMC 28nm HLP synchronous high density Single Port SRAM memory compiler....
398
0.118
Single Port SRAM Compiler IP, UMC 28nm HLP process
UMC 28nm HLP process synchronous high density Single Port SRAM memory compiler....
399
0.118
Single Port SRAM Compiler IP, UMC 40nm LP process
ULL Single Port SRAM, UMC 40nm LP process....
400
0.118
Single Port SRAM Compiler IP, UMC 40nm LP process
UMC 40nm LP/LVT Single Port SRAM compiler with peripheral LVT and Power Gating....
|
Previous
|
8
|
9
|
10
|
...
|
Next
|