Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Distributed Software Behaviour Analysis Through the MPSoC Design Flow
(Monday, August 27, 2007)
Locking Down Intellectual Property in Embedded Systems
(Thursday, August 23, 2007)
How to support multiple SD devices using CPLDs
(Thursday, August 23, 2007)
Implementing an FPGA-based scalable OFDMA engine for WiMAX
(Thursday, August 23, 2007)
Smart InterConnects with Smart IP: Joint Enablers for Rapid MultiMedia SoC Development
(Monday, August 20, 2007)
DSP silicon takes many forms
(Monday, August 20, 2007)
Designing with proven implementations of the Inter IC bus
(Friday, August 17, 2007)
Practical design considerations -- Ethernet vs. RapidIO standards
(Thursday, August 16, 2007)
Verification methodologies keep pace with complex IP
(Tuesday, August 14, 2007)
Accelerate system performance with hybrid multiprocessing and FPGAs
(Monday, August 13, 2007)
IP Core for RAID 6 Hardware Acceleration
(Monday, August 13, 2007)
Embedded developers should embrace FPGAs
(Thursday, August 9, 2007)
Using HW emulators to get HW/SW right the first time on the Sun UltraSPARC T1 processor
(Thursday, August 9, 2007)
How video compression works
(Monday, August 6, 2007)
Embedded test offers unique value for serial I/O
(Monday, August 6, 2007)
Making Verification Methodology and Tool Decisions
(Monday, August 6, 2007)
Systel Level Design Automation of Pipelined ADC
(Monday, August 6, 2007)
Analysis: Tensilica's D1 Video Engine
(Thursday, August 2, 2007)
Topology Planning and Routing
(Monday, July 30, 2007)
Preventing IP theft with the MSC8144EC DSP
(Monday, July 30, 2007)
A New Methodology for Hardware Software Co-verification
(Monday, July 30, 2007)
IP/foundry ecosystem facilitates 45-nm process design
(Friday, July 27, 2007)
Analysis: CEVA's 32-bit, Dual-MAC TeakLite-III DSP
(Thursday, July 26, 2007)
Achieving Optimized DSP Encoding for Video Applications
(Thursday, July 26, 2007)
Self-timed interconnect enables true IP reuse
(Thursday, July 26, 2007)
Rethinking the System Design Process
(Monday, July 23, 2007)
Transaction Level Model of the USB On-The-Go controller IP core
(Monday, July 23, 2007)
Multicore microprocessors and embedded multicore SOCs have very different needs
(Thursday, July 19, 2007)
A Heuristic Energy Aware Application Mapping algorithm for Network on Chip
(Thursday, July 19, 2007)
3D graphics hardware IP uses OCP bus interface
(Monday, July 16, 2007)
Achieving scalability with switch fabrics in CompactPCI
(Monday, July 16, 2007)
Defining standard Debug Interface Socket requirements for OCP-compliant multicore SoCs: Part 2
(Monday, July 16, 2007)
Measurable Verification Methodology for Highly Configurable IP Cores
(Monday, July 16, 2007)
FlexRay - The Hardware View
(Thursday, July 12, 2007)
Defining standard Debug Interface Socket requirements for OCP-Compliant multicore SoCs: Part 1
(Wednesday, July 11, 2007)
Selection Criteria for Using DDR, GDDR or MobileDDR Memories in System Designs
(Monday, July 9, 2007)
SoC interconnect performance verification methodology based on hardware emulator
(Monday, July 9, 2007)
Fully Digital Implemented Phase Locked Loop
(Thursday, July 5, 2007)
Building Bare-Metal ARM Systems with GNU: Part 2
(Thursday, July 5, 2007)
An FPGA design flow for video imaging applications
(Thursday, July 5, 2007)
Mixed-signal FPGAs provide GREEN POWER
(Monday, July 2, 2007)
Functional Qualification - An Automated and Objective Measure of Functional Verification Quality
(Monday, July 2, 2007)
Implementing floating-point DSP on FPGAs
(Monday, July 2, 2007)
Development of Verification Environment for Layered Protocol using SystemVerilog
(Monday, July 2, 2007)
Data compression tutorial: Part 3
(Thursday, June 28, 2007)
Commentary: SystemVerilog enables design with verification
(Thursday, June 28, 2007)
Software-Intensive ASICs/ASSPs Demand Integrated Prototyping Solutions
(Monday, June 25, 2007)
Analog behavioral models reduce mixed-signal LSI verification time
(Monday, June 25, 2007)
Verification Planning for Core based Designs
(Monday, June 25, 2007)
A Multi-Objective Optimization Model for Energy and Performance Aware Synthesis of NoC Architecture
(Thursday, June 21, 2007)
|
Previous
|
58
|
59
|
60
|
...
|
Next
|
Previous
