Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search Product
News
D&R Events
Subscribe to D&R SoC News Alert
Sign In
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic Design Center
IP-SoC Days
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Browse Wireline Communication IP
ATM / Utopia (4)
CEI (14)
Cell / Packet (6)
Error Correction/Detection (145)
Ethernet (131)
Fibre Channel (1)
HDLC (6)
Interleaver/Deinterleaver (1)
Modulation/Demodulation (17)
Optical/Telecom (50)
Other (38)
CEI-112G-MR/LR (8)
CEI-112G-VSR (4)
CEI-56G-MR/LR (1)
CEI-6G-SR/LR (1)
Concatenated (9)
Forward Error Correction (69)
LDPC (20)
Reed-Solomon (18)
Turbocode (6)
Viterbi (7)
Other (16)
Fibre Channel 16G (1)
Quadrature Amplitude Modulation (2)
Other (15)
EPON (1)
OTN (28)
PDH (3)
SONET / SDH (6)
SPI (12)
413 IP
1
100.0
Ethernet TSN Switch IP Core - Efficient and Massively Customizable
Packet Architects offers a series of high speed switching/routing IP cores developed using the unique FlexSwitch tool-chain. This allows us to provide...
2
100.0
HDMI 2.1 Forward Error Correction (FEC) Receiver
The HDMI Forward Error Correction (FEC) Receiver IP Core implements Reed-Solomon FEC and symbol de-interleaving/de-mapping as specified by the HDMI 2....
3
100.0
Synopsys 1.6T Ethernet MAC IP
The Synopsys 1.6T Ethernet MAC IP implements the functions required by the IEEE 802.3-2018 specification to communicate over Ethernet providing a simp...
4
100.0
1.6T Ethernet PCS IP
The Synopsys 1.6T Ethernet PCS IP is based on the concepts of the evolving draft IEEE 802.3dj standard creating a flexible system solution for next ge...
5
100.0
VESA DisplayPort 1.4 RX IP Subsystem for Xilinx FPGAs
...
6
100.0
VESA DisplayPort 2.0 FEC RX
The DisplayPort Forward Error Correction (FEC) Receiver IP Core implements Reed-Solomon FEC and symbol interleaving as specified by the VESA DisplayPo...
7
100.0
112G Ethernet PHY in TSMC (N7, N6, N5, N3P)
The Synopsys 112G Ethernet PHY IP, an integral part of Synopsys’ high-speed SerDes IP portfolio, meets the growing high bandwidth and low latency need...
8
100.0
Configurable Ethernet controllers, compliant with the IEEE and consortium specifications for a range of applications
The pervasive nature of Ethernet has made it an integral part of our connected world, driving communication speeds up to 1.6T. To meet the quality, hi...
9
100.0
10G-100G MACsec Security Module for Ethernet
The Synopsys 100G/200G/400G/800G Ethernet MAC IP implements the full MAC layer and reconciliation sublayer compliant with the IEEE 802.3 specification...
10
100.0
800G Ethernet PCS IP
The Synopsys 800G Ethernet Physical Coding Sublayer (PCS) IP, compliant with the 400G IEEE 802.3bs standard, provides a complete set of features enabl...
11
100.0
200G and 400G Ethernet PCS IP
The Synopsys Ethernet 400G and 200G Physical Coding Sublayer (PCS) IP is compliant with the IEEE 802.3bs standard and provides a complete set of featu...
12
100.0
The Synopsys 1.6T Ethernet MAC IP is based on IEEE 802.3-2018 spec for 400Gbps, 800Gbps & 1.6Tbps Ethernet applications
The Synopsys 1.6T Ethernet MAC IP implements the functions required by the IEEE 802.3-2018 specification to communicate over Ethernet providing a simp...
13
100.0
1.6T Ethernet PCS IP based on the IEEE 802.3dj spec for 400Gbps, 800Gbps & 1.6Tbps Ethernet applications
The Synopsys 1.6T Ethernet PCS IP is based on the concepts of the evolving draft IEEE 802.3dj standard creating a flexible system solution for next ge...
14
100.0
1.6T Ultra Ethernet IP Solution with PHY, Controller and Verification IP
The Synopsys 1.6T Ultra Ethernet IP solution, consisting of 1.6T MAC and PCS multi-rate Ethernet controllers, silicon-proven 224G Ethernet PHY IP, and...
15
80.0
LDPC Encoder/Decoder (LDPC)
Mobiveil’s LDPC Encoder / Decoder* is a flash reliability solution delivering industry-leading flash endurance and retention through advanced LDPC err...
16
70.0
SinglePHY 100BASE-T1 22FDX
SinglePHY 100BASE-T1 22FDX is a fully integrated 100BASE-T1 PHY IP solution for flexible customer SoC integration in GLOBALFOUNDRIES® 22FDX®....
17
70.0
DualPHY 100/1000BASE-T1 22FDX
DualPHY 100/1000BASE-T1 22FDX is a fully integrated 100/1000BASE-T1 PHY IP solution for flexible customer SoC integration in GLOBALFOUNDRIES® 22FDX®....
18
60.0
Silicon Proven 1G Ethernet PHY IP as Whitebox
1G Ethernet PHY IP Core is available for licensing as a Whitebox IP, with unlimited usage and full modification rights granted to the customer, ensuri...
19
50.0
Viterbi Decoder
Viterbi decoders are commonly used to decode convolutional codes in communications systems. This Viterbi Decoder is a fully parallel implementation wh...
20
40.0
LDPC Decoder for 5G NR and Wireless
Mobiveil's 5G NR LDPC Decoder IP Core offers a robust solution for LDPC decoding, featuring a dedicated LDPC decoder block for optimal performance. It...
21
38.0
100G Ethernet MAC/RS
The Alphawave CGMAC-PCS-Lite IP core consists of the CGMAC core and the CGPCS-Lite core. It is an excellent solution to the 100G Ethernet over OTN app...
22
38.0
100G Ethernet PCS/FEC
The Alphawave CGPCS IP core is an innovative implementation of the 802.3ba 100G PCS with an optional 802.3bj forward error correction (FEC) layer. It ...
23
38.0
10G/25GBASE-R MAC Core
The fully integrated Physical Coding Sublayer (PCS), KR4 FEC and Media Access Controller (MAC) core for 25Gbps Ethernet applications are compliant wit...
24
38.0
10G/25GBASE-R PCS+KR4 FEC IP Core
The fully integrated Physical Coding Sublayer (PCS), KR4 FEC and Media Access Controller (MAC) core for 25Gbps Ethernet applications are compliant wit...
25
38.0
10GE PCS-R/PCS-X/PCS-W
Alphawave supports all variance of 10GE (IEEE 802.3) such as PCS-R, PCS-X and PCS-W. The 10GE PCS IPs cover XGBASE-R, XGBASE-X and XGBASE-WIS....
26
38.0
1588 Time of Day Engine
...
27
38.0
400G : OTUC4 / 2xOTUC2 / 4xOTU4 Digital Wrapper
Alphawave offers a dynamically reconfigurable OTUC4 and 2xOTUC2 OTN (Callite-C4) digital wrapper IP core solution. The IP core is a perfect choice for...
28
38.0
800G/400G/200G Ethernet MAC
The Alphawave CDMAC IP core is an excellent solution to the 800/400/200G Ethernet application. It supports both the MAC and RS layer functions. The...
29
38.0
800G/400G/200G Ethernet PCS
The Alphawave CDPCS IP core is a cutting-edge solution to the 800/400/200G Ethernet application. It supports the Physical Coding Sublayer (PCS) for 64...
30
38.0
40G/100G Ethernet PCS/MAC IP Cores
The Alphawave 40G/100G Ethernet IP cores are cutting edge solution to the 40G/100G Ethernet application. It supports the Physical Coding Sublayer (PC...
31
38.0
50G Ethernet PCS/MAC/FEC
The fully integrated Physical Coding Sublayer (PCS) and Media Access Controller (MAC) core for 50Gbps Ethernet applications are compliant with IEEE 80...
32
38.0
100G OTN Transponder with AES
Alphawave offers a dynamically reconfigurable Nx100GE multi-lane OTN (Callite) transponder SOC solution for 100GE or generic CBR clients. The Nx100G S...
33
38.0
400G OTN Transponder with AES
Callite-C4 is 400G SOC solution to transpond 4x100GE or 400GE client onto Optical Transport Network (OTN). In 4x100GE mode, each lane can be configur...
34
38.0
10G-400G Ethernet/FiberChannel/FlexO Core
The 10G-400G Multi-channel Multi-rate Ethernet/FiberChannel/FlexO Core (OmegaCORE400G_ZX) core from Alphawave is a multi-channel multi-rate Ethernet...
35
38.0
FlexE 2.1/2.0/1.1/1.0 SHIM Core
The Alphawave FlexE SHIM IP core (FlexE SHIM) is cutting edge solution to the Ethernet application. It integrates seamlessly with Alphawave s MC MAC C...
36
38.0
100G/40G/25G/10G GFP Mappers
Alphawave provides a family of GFP-F IP blocks for all applications and size constraints ready for FPGA and ASIC solutions. The family covers single ...
37
38.0
2.5G to 400G GMP Mappers
Alphawave offers GMP (generic mapping procedure) mappers for all data rates specified by the ITU-T G.709. We have GMP mapper which works for 400GE (IE...
38
38.0
100G OTN Digital Core
The OTL4 core (Optical Transport Lane of OTU4) implements the OTL4 layer function of ITU-T G.709. The OTL4 interface can be used in OTU4 or OTUCn appl...
39
38.0
1-112Gbps Integrated Laser Driver and Optical SerDes
OptiCORE includes all of the features of the AlphaCORE electrical SerDes (low-power high-speed ADC, sub-sampling clock multiplier (SSCM), powerful DSP...
40
38.0
1.25G OTN Digital Wrapper
The OTU0/ODU0 Digital Wrapper IP Core offers 1.25G/s client transport rate over Optical Transport Network (OTN), specified by ITU-T G.709 recommendati...
41
38.0
2.5G OTN Digital Wrapper
The OTU1 Digital Wrapper IP Core offers 2.5G/s client transport rate over Optical Transport Network (OTN), specified by ITU-T G.709 recommendation. ...
42
38.0
10G OTN Digital Wrapper
The OTU2/2e Digital Wrapper IP Core offers 10G/s client transport rate over Optical Transport Network (OTN), specified by ITU-T G.709 recommendation. ...
43
38.0
40G OTN Digital Wrapper
The OTU3 Digital Wrapper IP Core offers 40G/s client transport rate over Optical Transport Network (OTN), specified by ITU-T G.709 recommendation. ...
44
38.0
100G OTN Digital Wrapper
The OTU4 Digital Wrapper IP Core offers 100G/s client transport rate over Optical Transport Network (OTN), specified by ITU-T G.709 recommendation. ...
45
38.0
SONET/SDH: OC12/4xOC3|STM-4/4xSTM-1 Framer
The SONET/SDH OC12/4xOC3 & STM-4/4xSTM-1 Framer core implements the STS-12/4xSTS-3 and STM-4/4xSTM-1 layer function of Telcordia GR-253-CORE/ITU-T G....
46
38.0
SONET/SDH: OC192/STM-64 Framer
The SONET/SDH Concatenated/Non-concatenated STS-192/STM-64 core implements the STS-192 and STM-64 layer function of Telcordia GR-253-CORE/ITU-T G.707,...
47
38.0
SONET/SDH: OC48/STM-16 Framer
The SONET/SDH Concatenated/Non-concatenated STS-48/STM-16 core implements the STS-48 and STM-16 layer function of Telcordia GR-253-CORE/ITU-T G.707, s...
48
38.0
Sub-2.5G GMP Mapper
Alphawave offers a low-area and low-power Sub-2.5G GMP (generic mapping procedure) mapper for low data rate application specified by the ITU-T G.709. ...
49
38.0
Sub-2.5G: GFP Mapper
The Alphawave 2.5G and lower rate (aka Sub-2.5G) GFP-F IP block performs G.7041 GFP processing on packet data at rates up to 2.5G/s. Typical applicati...
50
38.0
10G-800G Ethernet/FiberChannel/FlexO Core
The 10G-800G Multi-channel Multi-rate Ethernet/FiberChannel/FlexO Core (OmegaCORE800G_ZX) Core from Alphawave is a multi-rate Ethernet aggregator tha...
1
|
2
|
3
|
...
|
Next
|