Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Detect, Diagnose, and Debug using Sensors and Functional Monitoring
(Thursday, April 23, 2026)
SOS Core: Reliable, High Performance Design Data Management for Semiconductor Engineering Teams
(Monday, April 13, 2026)
Case Study: Multipolicy SoC Linting Methodology with Real Intent Ascent Lint
(Thursday, April 9, 2026)
Accelerate Your Innovation: Why FPGA System on Modules (SoMs) Are the Strategic Choice
(Monday, April 6, 2026)
Considerations When Architecting Your Next SoC: NoCs with Arteris
(Thursday, April 2, 2026)
Beyond the Core: Tackling system-wide debugging for complex SoCs with Tessent UltraSight
(Monday, March 23, 2026)
Securing UALink: Introducing Synopsys UALinkSec_200 Security Module
(Thursday, February 19, 2026)
Creating a Frequency Plan for a System using a PLL
(Monday, February 9, 2026)
PUF-PQC Integrated with PUFrt to Solve PPA Challenge for SoCs
(Thursday, January 22, 2026)
From Silos to Systems, from Data to Insight
(Monday, January 19, 2026)
Security certification and the crucial role of anti-tamper sensor solutions
(Thursday, December 18, 2025)
Beyond the Core: Tackling system-wide debugging for complex SoCs with Tessent UltraSight
(Wednesday, December 10, 2025)
Three Ethernet Design Challenges in Industrial Automation
(Thursday, November 20, 2025)
ST silicon photonics and BiCMOS technologies: the winning portfolio for AI optical interconnects
(Monday, October 13, 2025)
AI in VLSI Physical Design: Opportunities and Challenges
(Monday, October 6, 2025)
AI-Driven and Traditional Approaches to Accident Scenario Reconstruction
(Thursday, September 18, 2025)
From Theory to the Field: Why Side-Channel Protection Defines Post-Quantum Security
(Monday, September 15, 2025)
PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
(Wednesday, August 27, 2025)
Design Approaches and Architectures of RISC-V SoCs
(Friday, August 22, 2025)
Implementation of Metal ECO using Mask Programmable Cell for Hold Timing Violations
(Monday, August 18, 2025)
Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
(Monday, August 18, 2025)
Bridging Design Verification Gaps with Formal Verification
(Wednesday, August 13, 2025)
Post-Quantum Cryptography: Why Open Source alone is Not Enough for Secure IP Deployment
(Friday, August 1, 2025)
The Blind Spot of Semiconductor IP Sales
(Monday, July 28, 2025)
SWE-Bench-C Evaluation Framework
(Saturday, July 26, 2025)
Point of View: Key Recommendations for Enabling Predictive Maintenance at the Edge with AI in Industrial IoT
(Thursday, July 24, 2025)
How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
(Wednesday, July 23, 2025)
Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY
(Thursday, July 17, 2025)
Why RPAs Fall Short in IIoT and How Agentic AI Fills the Gap
(Wednesday, July 16, 2025)
ComputeRAM in AI accelerators: An LLM case study
(Monday, July 7, 2025)
RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
(Monday, June 16, 2025)
Transition Fixes in 3nm Multi-Voltage SoC Design
(Tuesday, June 10, 2025)
Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
(Wednesday, June 4, 2025)
Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
(Tuesday, June 3, 2025)
How to design secure SoCs, Part III: Secure Boot
(Friday, May 30, 2025)
Automating NoC Design to Tackle Rising SoC Complexity
(Thursday, May 29, 2025)
One Platform, Five Libraries: Certus Semiconductor's I/O IP Portfolio for Every Application on TSMC 22nm ULL/ULP Technologies
(Wednesday, May 28, 2025)
Fault Management and Design-for-Test Strategies in Network Chip Architectures
(Monday, May 26, 2025)
Choosing the Right RFIC Design Partner
(Thursday, May 22, 2025)
Boosting RISC-V SoC performance for AI and ML applications
(Wednesday, May 21, 2025)
MIPI in FPGAs for mobile-influenced devices
(Monday, May 5, 2025)
Enabling the next generation of smart glasses
(Wednesday, April 30, 2025)
Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
(Monday, April 28, 2025)
Automating Hardware-Software Consistency in Complex SoCs
(Monday, April 21, 2025)
How NoC architecture solves MCU design challenges
(Monday, April 21, 2025)
Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
(Thursday, April 17, 2025)
How to Design Secure SoCs: Essential Security Features for Digital Designers
(Wednesday, April 16, 2025)
System level on-chip monitoring and analytics with Tessent Embedded Analytics
(Thursday, April 10, 2025)
What tamper detection IP brings to SoC designs
(Wednesday, April 2, 2025)
RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
(Monday, March 31, 2025)
1
|
2
|
3
|
...
|
Next
|
