Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
High-Speed Serial fully digital interface between WLAN RF and BB chips
(Friday, January 14, 2005)
VUPU: Configurable Processor for C Level Design
(Tuesday, January 11, 2005)
Understanding and Extending SystemC UserThread Package to IA64 Platform
(Tuesday, January 4, 2005)
Bridging a gap with peripherals
(Friday, December 17, 2004)
Semiconductor options for real-time signal processing
(Friday, December 3, 2004)
Performance Optimization of Embedded Software for ARM Processors and AMBA Methodology-based Systems
(Monday, November 29, 2004)
How platform-based design cuts digital still camera design time and costs
(Tuesday, November 16, 2004)
Power Islands: The Evolving Topology of SoC Power Management
(Tuesday, November 16, 2004)
Navigating the Reef: Supplying IP That Works For You and Your Customer
(Friday, November 5, 2004)
Modeling Total Cost of Ownership for Semiconductor IP
(Friday, November 5, 2004)
The fixed processor is dead, long live the battery
(Tuesday, November 2, 2004)
How to use on-target rapid prototyping
(Friday, October 29, 2004)
Realising the Full Potential of Multi-core Designs
(Friday, October 22, 2004)
Flexible Embedded Processors for Developing Multi-Standard OFDM Broadcast Receivers
(Friday, October 15, 2004)
Selecting PLLs for ASIC Applications Requires Tradeoffs
(Tuesday, October 12, 2004)
OCP-based Memory Controller IP Offers Optimal Power and Performance Requirements for 3G Applications
(Tuesday, October 12, 2004)
Configurable Processors for Video Processing SOCs
(Monday, October 11, 2004)
The Importance of Thorough Signal Integrity Analysis - A Signal Integrity Case Study
(Monday, October 11, 2004)
Processor Architecture for High Performance Video Decode
(Monday, October 11, 2004)
An Innovative RF CMOS IP Using a 10 GHz VCO for Direct Conversion WLAN
(Monday, October 11, 2004)
Licensable Processors - More than just design IP
(Monday, October 11, 2004)
Standards-Based IP Cores Ease Networking IC Design
(Monday, October 11, 2004)
IP Cores for accelerating JPEG2000
(Monday, October 11, 2004)
Under the Hood of Library IP (by Brani Buric and Mike Colwell, Virage Logic)
(Monday, October 11, 2004)
Synopsys DesignWare Verification IP and Vera Accelerate Complex SoC Validation
(Monday, October 11, 2004)
PLLs Plot An Adjustable Course
(Monday, October 11, 2004)
Mentor Graphics Executive Viewpoint : Increasing System Complexity Drives Need for IP
(Monday, October 11, 2004)
Virage pulls back the covers to detail platforms
(Monday, October 11, 2004)
How Tensilica verifies processor cores
(Monday, October 11, 2004)
Designing 5-Gbit/s Serdes: Steering Through a Road Filled with Potholes
(Monday, October 11, 2004)
IP Cores for FPGAs
(Friday, October 8, 2004)
In-Depth: Making platform ASICs easier to use
(Friday, October 1, 2004)
Realising the Full Potential of Multi-core Designs
(Friday, October 1, 2004)
Designing USB into embedded systems
(Friday, October 1, 2004)
Understanding the reuse of a DSP architecture for different designs (Ceva)
(Tuesday, September 21, 2004)
FPGA design from the outside in
(Friday, September 17, 2004)
Making SPI-4.2 Implementations More Efficient: Part 2
(Friday, September 17, 2004)
New Wave of FPGA Prototyping for System-on-Chip Designs
(Friday, September 10, 2004)
Tunneling SPI-4.2 Through an Advanced Switching Fabric
(Friday, September 10, 2004)
Multi-Ports Eliminate Baseband Processing Bottlenecks
(Friday, September 3, 2004)
Reconfigurable illogic
(Friday, August 27, 2004)
IEEE 802.11i and wireless security
(Friday, August 27, 2004)
Solving AMR Speech Codec Porting Challenges
(Friday, August 20, 2004)
Collaboration Makes New Commercial Ultra Low-Power Solution Accessible To Designers
(Tuesday, August 17, 2004)
Making Converter Integration Happen in Mobile Phone SoCs
(Tuesday, August 10, 2004)
System-in-package becomes SoC alternative
(Tuesday, August 10, 2004)
Today's DSP Design Challenge - Power Efficiency
(Friday, August 6, 2004)
Managing Memory Usage in VPLS-Enabled NPU Designs
(Friday, July 23, 2004)
How to calculate CPU utilization
(Tuesday, July 20, 2004)
Scalable IP Core of Vector Stream Cipher
(Wednesday, July 14, 2004)
|
Previous
|
74
|
75
|
76
|
...
|
Next
|
Previous
