Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Throttle IP Core Power Dissipation: Use RTL Power Analysis Early and Often
(Friday, January 9, 2004)
Real-Time Face Detection Using Six-Segmented Rectangular Filter (SSR Filter)Real-Time Face Detection Using Six-Segmented Rectangular Filter (SSR Filter)
(Tuesday, January 6, 2004)
Making the Most Out of 802.3af
(Tuesday, January 6, 2004)
Optimizing Up/Down Conversion with FPGA Techniques
(Tuesday, December 30, 2003)
System Design Methodologies for System on Chip and Embedded Systems
(Friday, December 19, 2003)
A Layered Verification Approach Applied to an AMBA-Based System
(Tuesday, December 9, 2003)
Breakfast in the Valley: Who Owns the IP?
(Tuesday, December 9, 2003)
IP core-centric communications protocol Introducing Open Core Protocol 2.0
(Tuesday, December 2, 2003)
FPGA Coprocessors: Hardware IP for Software Engineers
(Tuesday, December 2, 2003)
"Chip Level IP" for low power single chip wireless transceivers
(Friday, November 21, 2003)
Collaborating to deliver open licensing for IBM PowerPC cores
(Tuesday, November 18, 2003)
Developing and Integrating FPGA Co-processors with the TiC6X Family of DSP Processors
(Tuesday, October 28, 2003)
Scalable Verification Environment Using OCP Compliant Cores and eRM Compliant eVCs
(Friday, October 24, 2003)
Design Security in Nonvolatile Flash and Antifuse FPGAs
(Friday, October 24, 2003)
Understanding the Semiconductor Intellectual Property (SIP) Business Process
(Tuesday, October 21, 2003)
Attacking the Verification Challenge: Applying Next Generation Verification IP to PCI Express-based Design (by N. Mullinger, J. Hopkins & R. Hill from Synopsys)
(Tuesday, October 21, 2003)
Why platform-based design works better than a discrete IP approach (by David Fritz, ARC International)
(Friday, October 17, 2003)
Rapidly Implementing Synthesizable ARM IP (By Alan Gibbons, Synopsys and John Biggs, ARM)
(Tuesday, October 14, 2003)
Design of Base I/O Libraries (by Ron Nikel, Co-Founder and CTO of TriCN)
(Tuesday, October 14, 2003)
The future of programmable logic
(Tuesday, October 7, 2003)
Programmable logic carves further into the ASIC's territory
(Friday, October 3, 2003)
Silicon segmentation
(Friday, October 3, 2003)
Electronics IP Industry View - How important is the Intellectual Property market? (by Dr. Russ Henke, President of Henke Associates)
(Tuesday, September 30, 2003)
Selecting PLLs for ASIC Applications requires tradeoffs
(Friday, September 26, 2003)
Analogue synthesis for SoC
(Friday, September 5, 2003)
Software-Rich Chips
(Friday, August 29, 2003)
Pressure is on Third-Party Memory IP
(Thursday, August 28, 2003)
Avoid corruption in nonvolatile memory
(Tuesday, August 26, 2003)
Platform-based design: Blocks and buses lead the way
(Monday, August 25, 2003)
IP-Reuse and Platform Base Designs
(Friday, August 22, 2003)
The PCI Express Architecture and Advanced Switching
(Friday, August 22, 2003)
IBM Executive strategy report - When the butterfly flaps its wings: Adapting to chaos and uncertainty in the electronics industry
(Friday, August 15, 2003)
ASIC technology is morphing as demand for custom chips remains solid despite rising mask costs and slow growth in many end markets.
(Friday, August 8, 2003)
Rotten to the Core or Core-blimey…Silicon DNA! - Part 1: Getting Ready to Outsource an IP Core
(Friday, August 8, 2003)
Rotten to the Core — Part 2: Soft and Vanilla or Hard and Cryptic?
(Friday, August 8, 2003)
A 4GHz fractional-N synthesizer for multi-mode wireless applications
(Friday, August 8, 2003)
Attacking the verification challenges: Applying next generation verification IP to bus protocol-based designs
(Tuesday, August 5, 2003)
Behavior Analysis for SoC Debugging
(Friday, August 1, 2003)
NEXUS: A Quasi-Parallel On-Chip connection for maximum throughput
(Friday, July 25, 2003)
Venture capital flows again but views differ on IP value
(Friday, July 25, 2003)
CASE STUDY - Hands-on lessons from a legacy RT-level ATAPI IP Reuse
(Friday, July 18, 2003)
Experiences in Formal Checking of a DSP IP Core
(Tuesday, July 15, 2003)
A Reconfigurable System featuring Dynamically Extensible Embedded Microprocessor, FPGA and Customisable I/O
(Friday, July 11, 2003)
Mapping LMS Adaptive Filter IP Core to Multiplier-Array FPGA Architecture for High Channel-Density VOIP Line Echo Cancellation
(Tuesday, July 8, 2003)
OCP-IP Compliance for Databahn Memory Controller Cores
(Tuesday, July 1, 2003)
Solving SOC Shared Memory Resource Challenges
(Friday, June 27, 2003)
Gartner Says Semiconductor IP Companies Trying to Find the Business Model to Succeed
(Thursday, June 19, 2003)
Adaptive Frequency Hopping for Reduced Interference between Bluetooth® and Wireless LAN
(Friday, June 13, 2003)
Atlantic: a high-performance datapath interface for SOPC Designs
(Friday, May 30, 2003)
Semiconductor IP houses struggle to survive as ASIC design starts continue to dwindle
(Tuesday, May 27, 2003)
|
Previous
|
95
|
96
|
Next
|
Previous
