Industry Expert Blogs
Key Advantages of Synopsys Memory VIP Architecture-February 6, 2015 |
Following on his recent talk about why Synopsys chose a SystemVerilog Architecture for interface VIP, here Synopsys R&D Director Bernie DeLay talks about how a similar architecture based on SystemVerilog for Memory VIP brings some key advantages for verifying the memory interfaces in your SoC design and memory controller IP
|youtubevideo:oHtjYJaZxXk|