Industry Expert Blogs
Intel -- The Litmus Test-June 24, 2015 |
How will we bridge the gap between widely different estimates for transistor cost to scale to upcoming nodes? Whom are we to believe?
Vivek Singh, an Intel fellow, in his DAC 2015 keynote Moore's Law at 50: No End in Sight presented again the Intel chart below suggesting straight (log) line transistor cost reduction with dimensional scaling. In fact, his cost/transistor drop even seems to accelerate beyond the linear at 14 and 10 nanometers.