Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Blogs
Cadence Silicon Success of UCIe IP on Samsung Foundry's 5nm Automotive Process
(Monday, March 24, 2025)
Impact Rating And Attack Feasibility In Automotive Cybersecurity
(Sunday, March 23, 2025)
Future-Proofing Embedded Systems: Why Post-Quantum Cryptography matters
(Monday, March 17, 2025)
Turnkey Embedded Communications Systems for IoT Connectivity
(Sunday, March 16, 2025)
RISC-V Powered Executive M.Tech VLSI PG Program for Next-Gen Chip Designers
(Friday, March 14, 2025)
Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture
(Thursday, March 13, 2025)
Arm Kleidi Arrives in Automotive Markets to Accelerate Performance for AI-based Applications
(Tuesday, March 11, 2025)
Dream Chip, Cadence Unveil Automotive SoC with Tensilica IP at embedded world '25
(Tuesday, March 11, 2025)
Arm Compute Platform at the Heart of Malaysia's Silicon Vision
(Monday, March 10, 2025)
Guarding against the threat of clock attacks with analog IP
(Monday, March 3, 2025)
Three Key Benefits of ASIC Design and Turnkey Service
(Monday, March 3, 2025)
Guarding against the threat of clock attacks with analog IP
(Saturday, March 1, 2025)
RF and the Moon: Enabling Lunar-Based Infrastructure and Physical AI Communication
(Friday, February 28, 2025)
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
(Thursday, February 27, 2025)
The Road to AEC-Q100 Qualification
(Thursday, February 27, 2025)
8051s in Modern Systems: Interfacing to AMBA Buses
(Wednesday, February 26, 2025)
What should you consider when building an SoC?
(Thursday, February 20, 2025)
Hardware Security Module (GRHSM) IP Core: Enhancing Security in Critical Systems
(Thursday, February 20, 2025)
The role of AI in electronic systems design
(Friday, February 14, 2025)
What should you consider when building an SoC?
(Saturday, February 8, 2025)
Understanding why power management IP is so important
(Thursday, February 6, 2025)
Advantages of NVMe Features for Industrial Storage
(Wednesday, February 5, 2025)
Accelerating Early Product Design with AI
(Wednesday, February 5, 2025)
A Complete Overview of RISC-V Open ISA for Your Quick Reference
(Friday, January 31, 2025)
Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
(Thursday, January 30, 2025)
The Cyber Resilience Act and its Impact on Embedded Systems
(Wednesday, January 29, 2025)
How JESD204 Self-Synchronizing Receiver works: An in-depth look
(Tuesday, January 28, 2025)
Revolutionizing Power Efficiency in PCIe 6.x: L0p and Flit Mode in Action
(Monday, January 27, 2025)
Understanding MIPI SPMI: Simplifying Power Management
(Saturday, January 25, 2025)
Revolutionizing Power Efficiency in PCIe 6.x: L0p and Flit Mode in Action
(Thursday, January 23, 2025)
AMBA LTI Verification IP for Arm System MMU
(Wednesday, January 22, 2025)
UCIe for 1.6T Interconnects in Next-Gen I/O Chiplets for AI data centers
(Tuesday, January 21, 2025)
Progressing on Track: PCIe 7.0 Specification, Version 0.7 Now Available for Member Review
(Monday, January 20, 2025)
The Industry's First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
(Monday, January 20, 2025)
Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
(Monday, January 20, 2025)
Key Observations from CES 2025 - a CMO's Perspective
(Monday, January 20, 2025)
Revolutionizing AI Applications with Arasan's MIPI CSI-2 and C/D-PHY Integration
(Monday, January 20, 2025)
Three Key Benefits of ASIC Design and Turnkey Service
(Monday, January 20, 2025)
FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
(Thursday, January 16, 2025)
Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
(Thursday, January 16, 2025)
It's Not All About the MACs: Why "Offload" Fails
(Thursday, January 16, 2025)
2025 Outlook with Mahesh Tirupattur of Analog Bits
(Tuesday, January 14, 2025)
It's Not All About the MACs: Why "Offload" Fails
(Tuesday, January 14, 2025)
eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview
(Monday, January 13, 2025)
Multi-Die Health and Reliability: Synopsys and TSMC Showcase UCIe Advances
(Monday, January 13, 2025)
Automotive Safety Now Requires Data Security
(Wednesday, January 8, 2025)
Weebit Nano Turns 10: Only the Persistent Survive
(Tuesday, January 7, 2025)
Accelerating Design in Collaboration with NVIDIA at CES 2025
(Monday, January 6, 2025)
The Fall-Out From Arm vs Qualcomm
(Thursday, January 2, 2025)
How PCIe® Technology is Connecting Disaggregated Systems for Generative AI
(Friday, December 27, 2024)
|
Previous
|
5
|
6
|
7
|
...
|
Next
|