Design & Reuse
arrow Arithmetic & Mathematic (44)
arrow Embedded Memories (1004)
arrow I/O Library (983)
arrow Standard cell (745)
2776 IP
451
2.0
LVDS IO Pad Set
The LVDS library provides an LVDS driver, receiver, and temperature stable voltage reference capable of supporting 16 drivers operating at data rates ...
452
1.0
4 Gbps DDR CML receiver and transmitter
055TSMC_CML_01 is a library including: - CML receiver (CML_RX); - CML transmitter (CML_TX). The CML_RX block is intended to receive a CML signal a...
453
1.0
1.6 Gbps DDR Programmable LVDS Transmitter/Receiver
090TSMC_LVDS_02 consists of transmitter (LVDSOUT), receiver (LVDSIN) and a bias. The LVDS transmitter consists of a current source (nominal 3.5mA) tha...
454
1.0
3.6Kbit EEPROM IP with configuration 28p8w16bit
GF130_EEPROM_01 is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 3.6Kbit, which is organized as 28 pages of 8...
455
1.0
I/O:Ultra Small Size Dup-Pad total solution
...
456
1.0
I/O:Ultra Small Size Dup-Pad total solution
...
457
1.0
800MHz LVDS Cell Set for 180nm
The OT3910 is a set of cells for implementing 800Mb DDR (400MHz) LVDS IO in 180n CMOS processes. Includes transmitter and receiver IO's. Also core ...
458
1.0
512X1 MTP
XRO018BICMTP_512X1A is a BCD compatible embedded non-volatile memory IP with 64X16 ROM density. This IP could be used for code storage, firmware upda...
459
1.0
128x8 MTP
XRS018BCDMTP_128x8 is a BCD compatible embedded non-volatile memory IP with 128x8 ROM density. This IP could be used for code storage, firmware updat...
460
1.0
32K8 MTP
XRF018BCDMTP_32K8 is a BCD compatible embedded non-volatile memory IP with 32K8 ROM density. This IP could be used for code storage, firmware update,...
461
1.0
64X16 MTP
XRS018BCDMTP_64X16 is a BCD compatible embedded non-volatile memory IP with 64X16 ROM density. This IP could be used for code storage, firmware updat...
462
1.0
16K16 MTP
XRS011LGCLFLASH_16K16 is a logic compatible embedded non-volatile memory IP with 16K16 ROM density. This IP could be used for code storage, firmware ...
463
1.0
16K16 MTP
XRS013LGCLFLASH_16K16 is a logic compatible embedded non-volatile memory IP with 16K16 ROM density. This IP could be used for code storage, firmware ...
464
1.0
16K16 MTP
XRX015LGCLFLASH_16K16 is a logic compatible embedded non-volatile memory IP with 16K16 ROM density. This IP could be used for code storage, firmware ...
465
1.0
16K32 MTP
XRS011LGCMTP_16K32 is a logic compatible embedded non-volatile memory IP with 16K32 ROM density. This IP could be used for code storage, firmware upd...
466
1.0
16K8 MTP
XRF018BCDLFLASH_16K8 is a BCD compatible embedded non-volatile memory IP with 16K8 ROM density. This IP could be used for code storage, firmware upda...
467
1.0
16K8 MTP
XRX018BCDMTP_16K8B is a BCD compatible embedded non-volatile memory IP with 16k8 ROM density. This IP could be used for code storage, firmware update...
468
1.0
16K8 MTP
XRX018BCDMTP_16K8A is a BCD compatible embedded non-volatile memory IP with 16k8 ROM density. This IP could be used for code storage, firmware update...
469
1.0
36Kbyte EEPROM IP with configuration 288p32w32bit
The block is a nonvolatile electrically erasable programmable read-only memory (EEPROM) with volume 36Kbyte (32(bit per word) x 32(words per page) x 2...
470
1.0
16X8 MTP
XRS018BCDMTP_16X8 is a BCD compatible embedded non-volatile memory IP with 16X8 ROM density. This IP could be used for code storage, firmware update,...
471
1.0
PAD - SMIC 110nm generic
...
472
1.0
Samsung 28nm Low Power Single-Port SRAM Compiler
VeriSilicon Samsung 28FDSOI Low Power Synchronous Single-Port SRAM compiler optimized for Samsung FDSOI 28nm process can flexibly generate memory bloc...
473
1.0
Samsung 28nm Low Voltage Single-Port SRAM Compiler
VeriSilicon Samsung 28FDSOI Low Voltage Synchronous Single-Port SRAM compiler optimized for Samsung FDSOI 28nm process can flexibly generate memory bl...
474
1.0
IBM 65nm LPE 1.2V<->3.3V Level Shifter
IBM 65nm LPE 1.2V3.3V Level Shifter Library...
475
1.0
IBM 65nm LPE 1.2V<->3.3V Level Shifter
IBM 65nm LPE 1.2V3.3V Level Shifter Library...
476
1.0
IBM 65nm LPE 3.3V Standard Cell
IBM 65nm LPE 3.3V Standard Cell Library...
477
1.0
ICRD 0.5um IO library
ICRD 0.5um process 5V Generic IO library...
478
1.0
MCU PAD - SMIC 55nm Eflash
...
479
1.0
MCU PAD - SMIC 55nm Eflash
...
480
1.0
MCU PAD - SMIC 55nm Eflash
...
481
1.0
SEC 10nm Multi-Bit Standard Cell Library, 0.45V operation voltage
SEC 10nm 4Multi-Bit Flip-Flop Std Cell Library...
482
1.0
SEC 14nm Multi-Bit Standard Cell Library, 0.5V operation voltage
SEC 14nm 4Multi-Bit Flip-Flop Std Cell Library...
483
1.0
SEC 5nm LVH 6T Multi-Bits Latch
SEC 5nm LVH 6 track High Density Multi-Bits Latch...
484
1.0
VeriSilicon CHRT 0.13um 1.2V/2.5V DUPIO_01 Library
VeriSilicon CHRT 0.13um 1.2V/2.5V DUP I/O Cell Library developed by VeriSilicon is optimized for Chartered Semiconductor Manufacturing (CHRT) 0.13um L...
485
1.0
VeriSilicon CHRT 0.13um 1.2V/3.3V DUPIO_01 Library
VeriSilicon CHRT 0.13um 1.2V/3.3V DUP I/O Cell Library developed by VeriSilicon is optimized for Chartered Semiconductor Manufacturing (CHRT) 0.13um L...
486
1.0
VeriSilicon GSMC 0.18um 1.8v/3v/5v Mult IO for SIMcard
VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O Cell (08) Library developed by VeriSilicon is optimized for Grace Semiconductor Manufacturing Corporati...
487
1.0
VeriSilicon GSMC 0.18um (LP) 1.8V/3.3V Multiple I/O
VeriSilicon GSMC 0.18um (LP) 1.8V/3.3V Multiple I/O Cell (01E) Library developed by VeriSilicon is optimized for Grace Semiconductor Manufacturing Cor...
488
1.0
VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple DUP I/O
VeriSilicon GSMC 0.18μm 1.8V/3.3V Multiple DUP I/O Cell (01E) Library developed by VeriSilicon is optimized for Grace Semiconductor Manufacturing Corp...
489
1.0
VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O (05) Library
VeriSilicon GSMC 0.18um 1.8V/3.3V Multiple I/O Cell (05) Library developed by VeriSilicon is optimized for Grace Semiconductor Manufacturing Corporati...
490
1.0
VeriSilicon GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM
VeriSilicon GSMC 0.18um Synchronous Low Power Diffusion ROM compiler optimized for Grace Semiconductor Manufacturing Corporation (GSMC) 0.18um Logic/A...
491
1.0
VeriSilicon GSMC 0.18um Synchronous Low Power Via1 ROM Compiler, Memory Array Range:128 to 2Mega Bits
VeriSilicon GSMC 0.18um Synchronous Programmable Low Power Via1 ROM compiler optimized for Grace Semiconductor Manufacturing Corporation (GSMC) 0.18um...
492
1.0
VeriSilicon IBM 65nm 1.0V/2.5V VPPIO_01 IO Library
VeriSilicon IBM 65nm 1.0V/2.5V VPPIO_01 IO library developed by VeriSilicon is optimized for IBM 65nm 10sf 1.0/2.5V process. This library provides 6.5...
493
1.0
VeriSilicon SMIC 0.11um 1.2V/3.3V ANALOGIO_DUP_05 IO Library
VeriSilicon SMIC 0.11um 1.2V/3.3V ANALOGIO_DUP_05 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corpo...
494
1.0
VeriSilicon SMIC 0.11μm 1.2V/3.3V DUPIO_01 Library
VeriSilicon SMIC 0.11μm 1.2V/3.3V DUP I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation...
495
1.0
VeriSilicon SMIC 0.13um 1.2V/2.5V ANALOGIO_DUP_05 IO Library
VeriSilicon SMIC 0.13um 1.2V/2.5V ANALOGIO_DUP_05 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corpo...
496
1.0
VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple DUP I/O Cell
VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple DUP I/O Cell (05) Library developed by VeriSilicon supports power/ground pads, bi-directional I/O, IU (bi-d...
497
1.0
VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O 01C Library
VeriSilicon SMIC 0.13μm 3.3V Multiple I/O 01C Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corpora...
498
1.0
VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O Cell
VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O Cell (05) Library developed by VeriSilicon supports power/ground pads, bi-directional I/O, bidirectiona...
499
1.0
VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O Cell
VeriSilicon SMIC 0.13um 1.2V/3.3V Multiple I/O Cell (06) Library developed by VeriSilicon supports power/ground pads, bi-directional I/O, and input bu...
500
1.0
VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_01 I/O Cell Library
VeriSilicon SMIC 0.13μm SSTL2/SSTL3 Combo I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corpora...