Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search Product
News
D&R Events
Subscribe to D&R SoC News Alert
Sign In
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic Design Center
IP-SoC Days
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Browse Graphic - Peripheral IP
Arbiter (1)
Audio Controller (6)
Clock Generator (10)
CRT Controller (2)
Disk Controller (11)
DMA Controller (8)
GPU (8)
Input/Output Controller (19)
Interrupt Controller (7)
Keyboard Controller (1)
LCD Controller (5)
Peripheral Controller (9)
Receiver/Transmitter (72)
Timer/Watchdog (27)
VME Controller (5)
Other (32)
5 IP
1
28.0
Display Controller - LCD / OLED Panels (AXI Bus)
The Digital Blocks DB9000AXI LCD / OLED Display Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA AXI Protocol Inter...
2
28.0
Display Controller - LCD / OLED Panels (AXI4 Bus)
The Digital Blocks DB9000AXI4 LCD / OLED Display Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA AXI4 Protocol Int...
3
6.0
Display Controller - LCD 4K Digital Cinema (DCI)
The Digital Blocks DB9000AXI-DCI LCD Controller IP Core interfaces a video image in frame buffer memory via the AMBA 3.0 / 4.0 AXI Protocol Interconne...
4
0.0
AHB TFT LCD Controller
The AHB TFT LCD Controller is a configurable core that interfaces to an AHB or generic microprocessor bus and provides all the timing control and pixe...
5
0.0
AXI Bus Display Controller
The Digital Blocks DB9000AXI3 Display Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA AXI Protocol Interconnect to...