Design & Reuse
495 IP
301
0.0
MIPI C/D-PHY TX
The Innosilicon MIPI C/D PHY TX integrates a MIPI C-PHY and a MIPI D-PHY in a single IP core, which provides a MIPI high speed data plus low-power low...
302
0.0
MIPI CDPHY TX & RX V2.1/V3.0
This is a DPHY IP compliant to the “MIPI Alliance Spec for C-PHY v2.1 and D-PHY v3.0”, which consists of Bi-directional 1-Clock and 4-Data lanes. It c...
303
0.0
MIPI CDPHY TX & RX V2.1/V3.0
This is a DPHY IP compliant to the “MIPI Alliance Spec for C-PHY v2.1 and D-PHY v3.0”, which consists of Bi-directional 1-Clock and 4-Data lanes. It c...
304
0.0
MIPI CSI-2 Receiver
The Arasan CSI-2 Receiver IP Core functions as a MIPI Camera Serial Interface (CSI-2 Combo) Receiver, which interfaces between a peripheral device (Ca...
305
0.0
MIPI CSI-2 Receiver IP
SmartDV’s MIPI CSI-2 Receiver IP is a silicon-proven solution designed to enable high-speed, low-power camera interfaces across mobile, automotive, Io...
306
0.0
MIPI CSI-2 Receiver v1.1 Controller IP, Compatible with MIPI C-PHY & D-PHY
The CSI-2 Receiver IP is in charge of handling CSI2 & SMIA protocols, as well as depacking input data to pixels. It also selects the correct destinati...
307
0.0
MIPI CSI-2 Receiver v1.3 Controller IP, Compatible with MIPI C-PHY & D-PHY
The CSI-2 Receiver IP is in charge of handling CSI2 & SMIA protocols, as well as depacking input data to pixels. It also selects the correct destinati...
308
0.0
MIPI CSI-2 Receiver v2.0 Controller IP, Compatible with MIPI C-PHY & D-PHY
The CSI-2 Receiver IP is in charge of handling CSI2 & SMIA protocols, as well as depacking input data to pixels. It also selects the correct destinati...
309
0.0
MIPI CSI-2 RX IP
Innosilicon CSI-2 Receiver implements CSI-2 protocol and MIPI D-PHY protocol. The CSI-2 link protocol specification is a part of group of communicatio...
310
0.0
MIPI CSI-2 Transmitter IP
SmartDV’s MIPI CSI-2 Transmitter IP is a silicon-proven solution designed to deliver high-speed, low-power camera data transmission for a variety of a...
311
0.0
MIPI CSI-2 TX IP
Innosilicon CSI-2 Receiver implements CSI-2 protocol and MIPI D-PHY protocol. The CSI-2 link protocol specification is a part of group of communicatio...
312
0.0
MIPI CSI2 rev 2.0 transmitter/controller for FPGA, with 8 lanes and 2.5Gbps per lane
The SVTPlus-CSI2-F is a second generation MIPI CSI2-Tx transmitter IP core for FPGA implementations. It complies with MIPI® CSI2 V2.0 and DPHY1.2 spec...
313
0.0
MIPI D-PHY UMC 40LL
Arasan delivers you a MIPI D-PHY in the process node and lane configuration you need, conforming to your specific design constraints, with a complete ...
314
0.0
MIPI D-PHY 1.2 TX/RX, 22nm
The MIPI D-PHY Tx IP is compliant with the Display Serial Interface (DSI) with D-PHY signaling up to 2.5GHz. This IP is designed for extreme low power...
315
0.0
MIPI D-PHY 2-Lane CSI-2 TX (Transmitter) in TowerJazz 65nm
The MXL-DPHY-CSI-2-TX-2L-TW-65ISC is a high-frequency low-power, low-cost, source synchronous, Physical Layer supporting the MIPI Alliance Standard fo...
316
0.0
MIPI D-PHY 4 Lane CSI-2 TX (Transmitter) in TowerJazz 110nm
The MXL-DPHY-CSI-2-TX is a high-frequency low-power, low-cost, source synchronous, Physical Layer supporting the MIPI Alliance Standard for D-PHY. The...
317
0.0
MIPI D-PHY 4-Lane CSI2-TX (Transmitter) in TowerJazz 65nm
The MXL-DPHY-CSI-2-TX-4L-TW-065ISC is a high-frequency low-power, low-cost, sourcesynchronous, Physical Layer supporting the MIPI Alliance Standard fo...
318
0.0
MIPI D-PHY Combo LVDS CSI-2 RX IP
Innosilicon CSI-2 Receiver implements CSI-2, MIPI D-PHY, and LVDS protocols. The CSI-2 link protocol specification is a part of group of communication...
319
0.0
MIPI D-PHY Combo LVDS DSI TX IP
Innosilicon MIPI DSI Transmitter implements DSI, MIPI D-PHY, and LVDS protocol. The DSI link protocol specification is a part of group of communicatio...
320
0.0
MIPI D-PHY CSI-2 RX (Receiver) in Samsung 28FDSOI
The MXL-DPHY-CSI-2-RX-SS-28FDSOI is a high- frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI® Alliance Standard f...
321
0.0
MIPI D-PHY CSI-2 RX (Receiver) in TSMC 16FFC
he MXL-DPHY-CSI-2-RX-T-16FFC is a high-frequency, low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Specification f...
322
0.0
MIPI D-PHY CSI-2 RX (Receiver) in TSMC 28HPC+
The MXL-DPHY-CSI-2-RX-T-28HPC+ is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Specification ...
323
0.0
MIPI D-PHY CSI-2 RX (Receiver) in TSMC 40LP
The MXL-DPHY-CSI-2-RX-T-40LP is a high-frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for...
324
0.0
MIPI D-PHY CSI-2 RX (Receiver) in TSMC 65LP
The MXL-DPHY-CSI-2-RX-T-65LP is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Standard for D-P...
325
0.0
MIPI D-PHY CSI-2 RX (Receiver) IP
The MXL-PHY-CSI-2-RX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY. ...
326
0.0
MIPI D-PHY CSI-2 RX IP
Innosilicon CSI-2 Receiver implements MIPI CSI-2 protocol as well as D-PHY protocol. The CSI-2 link protocol specification is a part of group of commu...
327
0.0
MIPI D-PHY CSI-2 RX+ (Receiver) IP in TSMC 28HPM
The MXL-DPHY-CSI-2-RX+-T-28HPM is a high frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard f...
328
0.0
MIPI D-PHY CSI-2 RX+ (Receiver) IP in TSMC 40LP
The MXL-DPHY-CSI-2-RX+-T-40LP is a high-frequency low-power, low-cost, source-synchronous, Physical Layer that supports the MIPI® Alliance Standard fo...
329
0.0
MIPI D-PHY CSI-2 RX+ (Receiver) IP in UMC 40ULP
The MXL-DPHY-CSI-2-RX+-U-40ULP is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Specification ...
330
0.0
MIPI D-PHY CSI-2 RX+ IP in TSMC 28HPC+ for Automotive Applications
The MXL-DPHY-CSI-RX+-T-28HPC+ is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specification ...
331
0.0
MIPI D-PHY CSI-2 TX (Transmitter) 2.5Gbps in TSMC 65LP
The MXL-DPHY-2p5G-CSI-2-TX-T-65LP is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specific...
332
0.0
MIPI D-PHY CSI-2 TX (Transmitter) in GlobalFoundries 22FDX
The MXL-DPHY-CSI-2-TX-GF-22FDX is a high-frequency low-power, low-cost, source synchronous, Physical Layer supporting the MIPI Alliance Specification ...
333
0.0
MIPI D-PHY CSI-2 TX (Transmitter) in TSMC 22ULL
The MXL-DPHY-CSI-2-TX-T-22ULL is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specification ...
334
0.0
MIPI D-PHY CSI-2 TX (Transmitter) in TSMC 28HPC+
The MXL-DPHY-CSI-2-TX-T-28HPC+ is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Standard for D...
335
0.0
MIPI D-PHY CSI-2 TX (Transmitter) in TSMC 40LP
The MXL-DPHY-CSI-2-TX-T-40LP is a high-frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for...
336
0.0
MIPI D-PHY CSI-2 TX (Transmitter) in TSMC 65LP
The MXL-DPHY-CSI-2-TX-T-65LP is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Standard for D-P...
337
0.0
MIPI D-PHY CSI-2 TX (Transmitter) in TSMC 65nm
The MXL-DPHY-CSI-2-TX is a high-frequency low-power, low-cost, source synchronous, Physical Layer supporting the MIPI Alliance Specification for D-PHY...
338
0.0
MIPI D-PHY CSI-2 TX (Transmitter) IP
The MXL-DPHY-CSI-2-TX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY....
339
0.0
MIPI D-PHY CSI-2 TX (Transmitter) IP in TSMC 40ULP
The MXL-DPHY-CSI-2-TX-T-40ULP is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specification ...
340
0.0
MIPI D-PHY CSI-2 TX+ (Transmitter) IP in TSMC 28HPC+
The MXL-DPHY-CSI-2-TX+-T028HPC+-RF-ULL is a high-frequency low-power, source-synchronous, physical layer supporting the MIPI Alliance Specification fo...
341
0.0
MIPI D-PHY CSI-2 TX+ (Transmitter) IP in TSMC 40ULP
The MXL-DPHY-CSI-2-TX+-T-40ULP is a high-frequency, low-power, low-cost, source synchronous physical Layer supporting the MIPI Alliance Specification ...
342
0.0
MIPI D-PHY DSI 1.2G RX IP
Innosilicon MIPI DSI receiver implements the MIPI DSI as well as D-PHY protocols. The DSI link protocol specification is a part of group of communicat...
343
0.0
MIPI D-PHY DSI 1.5G RX IP
Innosilicon MIPI DSI RX IP implements the MIPI D-PHY as well as MIPI DSI protocols. The DSI link protocol specification is a part of group of communic...
344
0.0
MIPI D-PHY DSI RX (Receiver) for Automotive in GlobalFoundries 55HV
The MXL-DPHY-DSI-RX-GF-55HV is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Specification for...
345
0.0
MIPI D-PHY DSI RX (Receiver) in DBHitek 180nm
The MXL-DPHY-DSI-RX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY. ...
346
0.0
MIPI D-PHY DSI RX (Receiver) in GlobalFoundries 22FDX+
The MXL-DPHY-2p5-DSI-RX-GF-22FDX+ is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specificat...
347
0.0
MIPI D-PHY DSI RX (Receiver) in SMIC 130nm
The MXL-DPHY-DSI-RX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Standard for D-PHY. The...
348
0.0
MIPI D-PHY DSI RX (Receiver) in TSMC 110G
The MXL-DPHY-DSI-RX-T-110G is a high-frequency, low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for ...
349
0.0
MIPI D-PHY DSI RX (Receiver) in TSMC 40LP
The MXL-DPHY-DSI-RX-T-40LP is a high- frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Standard for D-PH...
350
0.0
MIPI D-PHY DSI RX (Receiver) in TSMC 65LP
The MXL-DPHY-DSI-RX-T-65LP is a high-frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for D...