Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search Product
News
D&R Events
Subscribe to D&R SoC News Alert
Sign In
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic Design Center
IP-SoC Days
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Browse VIP Catalog
AMBA ACE (1)
AMBA AHB (20)
AMBA APB (1)
AMBA AXI (23)
ARINC (4)
Bluetooth (2)
CCIX (3)
CPRI (4)
CXL (3)
DDR (68)
DisplayPort (3)
eMMC (3)
Ethernet (34)
FlexRay (4)
HBM (9)
HDMI (7)
HMC (5)
I2C (7)
Interlaken (4)
JESD204 (1)
LPDDR (20)
MIPI A-PHY (3)
MIPI BIF (1)
MIPI C-PHY (1)
MIPI CSI-2 (8)
MIPI CSI-3 (6)
MIPI D-PHY (2)
MIPI DigRF v4 (2)
MIPI HSI (3)
MIPI HTI (1)
MIPI LLI (1)
MIPI M-PHY (5)
MIPI RFFE (3)
MIPI SLIMbus (2)
MIPI Soundwire (4)
MIPI SPMI (2)
MIPI STP (1)
MIPI Unipro (4)
MRAM (2)
NAND (4)
NOR (2)
NVM Express (3)
OCP (4)
PCI / PCI-X (3)
PCI Express (19)
RapidIO (3)
SAS (2)
SATA (4)
SDIO (5)
SRAM (1)
UART (7)
UFS (4)
USB 2.0, USB 1.1 (5)
USB 3.0 (12)
USB 3.1 (1)
USB 3.2 (1)
USB4 (4)
Wide-IO (2)
Other (280)
20 IP
1
0.7246
LPDDR DFI Verification IP
LPDDR DFI Verification IP provides an smart way to verify the LPDDR DFI component of a SOC or a ASIC. The SmartDV s LPDDR DFI Verification IP is fully...
2
0.7246
LPDDR Memory Model
LPDDR Memory Model provides an smart way to verify the LPDDR component of a SOC or a ASIC. The SmartDV s LPDDR memory model is fully compliant with st...
3
0.7246
LPDDR2 DFI Verification IP
LPDDR2 DFI Verification IP provides an smart way to verify the LPDDR2 DFI component of a SOC or a ASIC. The SmartDV s LPDDR2 DFI Verification IP is fu...
4
0.7246
LPDDR2 Memory Model
LPDDR2 Memory Model provides an smart way to verify the LPDDR2 component of a SOC or a ASIC. The SmartDV s LPDDR2 memory model is fully compliant with...
5
0.7246
LPDDR3 DFI Verification IP
LPDDR3 DFI Verification IP provides an smart way to verify the LPDDR3 DFI component of a SOC or a ASIC. The SmartDV s LPDDR3 DFI Verification IP is fu...
6
0.7246
LPDDR3 Memory Model
LPDDR3 Memory Model provides an smart way to verify the LPDDR3 component of a SOC or a ASIC. The SmartDV s LPDDR3 memory model is fully compliant with...
7
0.7246
LPDDR4 DFI Verification IP
LPDDR4 DFI Verification IP provides an smart way to verify the LPDDR4 DFI component of a SOC or a ASIC. The SmartDV s LPDDR4 DFI Verification IP is fu...
8
0.7246
LPDDR4 Memory Model
LPDDR4 Memory Model provides an smart way to verify the LPDDR4 component of a SOC or a ASIC. The SmartDV s LPDDR4 memory model is fully compliant with...
9
0.7246
LPDDR5 DFI Verification IP
LPDDR5 DFI Verification IP provides an smart way to verify the LPDDR5 DFI component of a SOC or a ASIC. The SmartDV s LPDDR5 DFI Verification IP is fu...
10
0.7246
LPDDR5 Memory Model
LPDDR5 Memory Model provides an smart way to verify the LPDDR5 component of a SOC or a ASIC. The SmartDV s LPDDR5 memory model is fully compliant with...
11
0.0
LPDDR3 Verification IP
Truechip's LPDDR3 Verification IP provides an effective & efficient way to verify the components interfacing with LPDDR3 interface of an ASIC/FPGA or ...
12
0.0
LPDDR4 Verification IP
Truechip's LPDDR4 Verification IP provides an effective & efficient way to verify the components interfacing with LPDDR4 interface of an ASIC/FPGA or ...
13
0.0
Synopsys Verification IP for LPDDR2
...
14
0.0
Synopsys Verification IP for LPDDR3
Synopsys® VC VerificationIP for the JEDEC LPDDR3 memory protocol specification provides a comprehensive set of protocol, methodology, verification and...
15
0.0
Synopsys Verification IP for LPDDR4
Synopsys® VC Verification IP for the JEDEC LPDDR4 memory protocol specification provides a comprehensive set of protocol, methodology, verification an...
16
0.0
Synthesizable LPDDR3 Bus Functional Model
...
17
0.0
Synthesizable LPDDR4 Bus Functional Model
...
18
0.0
Synopsys Verification IP for LPDDR2
Synopsys® VC Verification IP for the JEDEC LPDDR2 memory protocol specification provides a comprehensive set of protocol, methodology, verification an...
19
0.0
LPDDR2 Memory VIP
DDR-Xactor is a comprehensive memory VIP solution portfolio for DDR4/3, LPDDR3/2, RDIMM/LRDIMM, DFI-PHY used by SoC and memory controller designers us...
20
0.0
LPDDR3 Memory VIP
DDR-Xactor is a comprehensive memory VIP solution portfolio for DDR4/3, LPDDR3/2, RDIMM/LRDIMM, DFI-PHY used by SoC and memory controller designers us...
