Design & Reuse

Dual Port SRAM Compiler IP, UMC 0.18um G2 process

UMC 0.18um GII Logic process synchronous high density Dual Port (2RW) SRAM memory compiler....