Design & Reuse

Dual Port SRAM Compiler IP, UMC 28nm HLP process

UMC 28nm HLP Logic process, Dual Port SRAM compiler with R1....