Design & Reuse

Dual Port SRAM Compiler IP, UMC 55nm LP process

UMC 55nm LP/ Low-K process with row Redundancy Dual Port SRAM compiler....