Design & Reuse

ROM Compiler IP, UMC 40nm LP process

UMC 40nm LP via1 ROM compiler with Sleep mode & peripheral LVT....