Design & Reuse

UMC 40nm LP Logic Process Single Port SRAM memory compiler using 213 bit -cell with peri-HVT

UMC 40nm LP Logic Process Single Port SRAM memory compiler using 213 bit -cell with peri-HVT...