Design & Reuse

Dual Port SRAM Compiler IP, UMC 55nm SP process

UMC 55nm SP Low-K Logic process Low Power synchronous high density Dual Port SRAM memory compiler....