Design & Reuse

LVDS Transmitter IP, Tx IO, UMC 55nm SP process

0.18um TX PAD, UMC 0.18um Logic RVT-FSG process....