Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Configurable Watchdog Timer

The CC-WDT-AXI is a synthesisable Verilog model of a watchdog timer controller. The WDT core can be efficiently implemented on FPGA and ASIC technolog...