Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Minimum-area low-power clocking PLL (1st gen)

Perceptia’s DeepSub™ pPLL02 is a general purpose all digital PLL featuring low-jitter and compact area suitable for many clocking applications at freq...