Design & Reuse
Catalog of SIP Cores
System on Chip design resources

IRIG-B Master core

NetTimeLogic’s IRIG Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize other nodes via IRIG-B007...