Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Radio Clock (DCF77) Master core

NetTimeLogic’s DCF Master Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize other nodes via DCF signal...