Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Single Lane and Quad Lane 8Gbps PCIe3.0 PHY IP in TSMC 28HPC process

TERMINUS CIRCUITS PCIe GEN3.0 PHY is high performance, low power, low latency Single & Quad-Lane PCI Express PHY that supports PCI Express protocol an...