Design & Reuse
Catalog of SIP Cores
System on Chip design resources

MIPI D-PHY Receiver IP, 80Mbps - 1.5Gbps, UMC 55nm SP process

MIPI Receiver 80~1500MHz, UMC 55nm SP/RVT Low-K Logic process....