Design & Reuse
Catalog of SIP Cores
System on Chip design resources

PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.13um HS/FSG process

PCI-Express PHY with PIPE interface, 1 lane PCI-E PHY with Low Power feature, UMC 0.13um HS/FSG Logic process....