Design & Reuse
Catalog of SIP Cores
System on Chip design resources

USB 2.0 OTG PHY IP, UMC 55nm LP process

USB2.0 OTG PHY (VDT and ID are included in PHY), UMC 55nm LP Low-K Logic process....