Design & Reuse
Catalog of SIP Cores
System on Chip design resources

MIPI D-PHY Receiver IP, 80Mbps - 1.5Gbps, UMC 40nm LP process

MIPI Receiver 80Mbps-1.5Gbps, UMC 40nm LP Low-K Logic process....