Design & Reuse
Catalog of SIP Cores
System on Chip design resources

USB 2.0 Device PHY IP, UMC 0.18um G2 process

USB2.0 PHY (Pure device mode), UMC 0.18um GII Logic RVT/FSG process....