Design & Reuse
Catalog of SIP Cores
System on Chip design resources

PCIe 4.0 PHY

With sophisticated architecture and advanced technology, KNiulink SerDes PHY IP with PMA and PCS layer is designed for low power and high performance ...