Design & Reuse
Catalog of SIP Cores
System on Chip design resources

32G LR Multi-Protocol SerDes (MPS) PHY

Designed to meet the power efficiency and performance requirements of next-generation, high-speed wireline and wireless 5G infrastructure The 32G MPS...