Design & Reuse
Catalog of SIP Cores
System on Chip design resources

USB 2.0 OTG PHY IP, UMC 55nm SP process

OTG USB 2.0 PHY (VDT and ID are included in PHY), UMC 55nm SP Low-K Logic process....