Design & Reuse
Catalog of SIP Cores
System on Chip design resources

I2C MAster Slave

The MI2CMS macro implements a synchronous single-chip I2C Master and Slave Macro capable of linking one CPU to one I2C-bus. Communication with I2C-bus...