Design & Reuse
Catalog of SIP Cores
System on Chip design resources

I3C Slave Controller w/FIFO (APB Bus)

The Digital Blocks DB-I3C-S-APB Controller IP Core interfaces a microprocessor via the AMBA APB Bus to an I3C Bus, compliant to the MIPI I3C – Improve...