Design & Reuse
Catalog of SIP Cores
System on Chip design resources

AVSBUS Master IP

SmartDV’s AVSBus Master IP is a silicon-proven solution designed to enable efficient, high-speed communication between power management controllers an...