Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Security Enclave IP based on RISC-V

The eSecure IP is a single subsystem for SoC/ASIC/FPGA to address key security challenges, playing the role of root-of-trust. The module is highly fle...