Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Simulation VIP for SPI

This CadenceĀ® Verification IP (VIP) provides support for the SPI protocol. The SPI VIP provides a complete bus functional model (BFM) and integrated a...