Design & Reuse
Catalog of SIP Cores
System on Chip design resources

SPI Serial Peripheral Interface Master/Slave

The CC-SPI-AXI is a synthesisable Verilog model of a SPI serial peripheral interface Master/Slave controller. The SPI core can be efficiently implemen...