Design & Reuse
Catalog of SIP Cores
System on Chip design resources

High-throughput Low-memory Viterbi Decoder

This IP core is available in either normal or high throughput configurations. The normal configuration instances a single fully parallel stage, equiva...