Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Dealing with automotive software complexity with virtual prototyping - Part 2: An AUTOSAR use case
(Tuesday, May 27, 2014)
Dealing with automotive software complexity with virtual prototyping - Part 3: Embedded software testing
(Tuesday, May 27, 2014)
Rail analysis for SoC ASICs
(Tuesday, May 27, 2014)
CPF Based Verification of an SoC - Lessons Learnt
(Tuesday, May 27, 2014)
Design Rights Management of Intellectual Property (IP) Cores in SoPC designs
(Monday, May 19, 2014)
Overcoming advanced SoC routing congestion with 2.5D system in packaging
(Monday, May 19, 2014)
Performance optimization using smart memory controllers, Part 1
(Monday, May 19, 2014)
Optimizing embedded software for power efficiency: Part 4 - Peripheral and algorithmic optimization
(Thursday, May 15, 2014)
Optimizing embedded software for power efficiency: Part 3 - Optimizing data flow and memory
(Thursday, May 15, 2014)
Optimizing embedded software for power efficiency: Part 2 - Minimizing hardware power
(Monday, May 12, 2014)
Optimizing embedded software for power efficiency: Part 1 - measuring power
(Monday, May 12, 2014)
An alternative to ADC, power and RF IC hardware: the S3 Group
(Tuesday, May 6, 2014)
Heterogeneous Computing Meets the Data Center
(Monday, May 5, 2014)
Auto Clock Generation in a SoC
(Monday, May 5, 2014)
Programming heterogeneous multicore embedded SoCs
(Monday, April 28, 2014)
Protecting multicore designs without compromising performance
(Monday, April 28, 2014)
Adding CRC to BIST improves SoC safety & reliability
(Monday, April 28, 2014)
Developing a heterogeneous multicore SoC for use in a mobile environment
(Monday, April 28, 2014)
Leakage power optimization for 28nm and beyond
(Thursday, April 24, 2014)
Semiconductor Reliability and Quality Assurance--Failure Mode, Mechanism and Analysis (FMMEA)
(Monday, April 21, 2014)
Behavioral Model of a DDR Memory Controller in a DFi - Frequency Ratio System
(Monday, April 21, 2014)
Implementing a Design Management System
(Thursday, April 17, 2014)
Scaling the 100 GbE Memory Wall
(Monday, April 14, 2014)
IP Exchange Through Handoff for Easy System-On-Chip Design
(Monday, April 14, 2014)
What Could Go Wrong When Outsourcing Product Development?
(Thursday, April 10, 2014)
Security demands hardware improvements
(Monday, April 7, 2014)
20nm Dilemma Explained
(Monday, April 7, 2014)
SV Assertion Based Error Signaling Checks And Application across popular bus protocols
(Monday, April 7, 2014)
Designing with ARM Cortex-M based SoC Achitectures: Part 2 - Some typical applications
(Wednesday, April 2, 2014)
Plug-n-play UVM Environment for Verification of Interrupts in an IP
(Monday, March 31, 2014)
Designing with ARM Cortex-M based System-On-Chips (SoCs) - Part I: The basics
(Monday, March 31, 2014)
On-Chip Interconnect Costs Spawn Research
(Thursday, March 27, 2014)
SoC interconnect architecture considerations
(Tuesday, March 25, 2014)
A systems approach to embedded code fault detection
(Monday, March 24, 2014)
Reusable Test-Case Methodology for SoC Verification
(Monday, March 24, 2014)
Big Data: Where It Comes From, Where It Will Go
(Thursday, March 20, 2014)
Using IP-XACT Metadata for a TLM Modeling Flow
(Monday, March 17, 2014)
PCI Express vs. Ethernet: A showdown or coexistence?
(Monday, March 17, 2014)
Overcoming FPGA board design challenges
(Monday, March 17, 2014)
Zynq design from scratch
(Thursday, March 13, 2014)
Challenges associated with Digital-Analog combined IP's
(Thursday, March 13, 2014)
Forward-Looking SoC-based PHY Architecture for Macro and Small Cell LTE eNode-Bs
(Monday, March 10, 2014)
Using domain-specific modeling languages for medical device development
(Monday, March 10, 2014)
Using model-driven development to reduce system software security vulnerabilities
(Monday, March 10, 2014)
Understanding sigma delta ADCs: A non-mathematical approach
(Thursday, March 6, 2014)
Using static analysis to detect coding errors in open source security-critical server applications
(Thursday, March 6, 2014)
Smaller scale chip design relies on creative thinking and collaborative workflow
(Wednesday, March 5, 2014)
The Next-Generation Cellular Network Takes Shape
(Tuesday, March 4, 2014)
Timing-Driven Hybrid RTL/Gate Partitioning for Predictable FPGA-Based Prototyping
(Tuesday, March 4, 2014)
Scalable Architectures for Analog IP on Advanced Process Nodes
(Monday, March 3, 2014)
|
Previous
|
27
|
28
|
29
|
...
|
Next
|
Previous
