Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Legal compliance and open source software
(Monday, January 4, 2010)
A 66-mW 3.4Gbps Transmitter PHY for HDMI Applications in 2.5V 40-nm CMOS
(Monday, January 4, 2010)
Multicore technologies and software challenges
(Monday, January 4, 2010)
Executive Opinion: Successful Memory IP Development Depends on GEP
(Monday, January 4, 2010)
How to use a debugger as a bug preventive tool
(Monday, December 21, 2009)
Lowering test costs in the nanometer era
(Wednesday, December 16, 2009)
A Method and Approach for Fast and Efficient Debugging at Emulation Level
(Monday, December 14, 2009)
System Verilog + OVM: Mitigating Verification Challenges & Maximizing Reusability
(Monday, December 14, 2009)
Improve functional verification quality with mutation-based code coverage
(Thursday, December 10, 2009)
Why, When and How: The basics of embedded systems prototyping
(Wednesday, December 9, 2009)
Coordinated debugging of distributed systems
(Monday, December 7, 2009)
The SoC in 2020: Advances to redefine how we live
(Monday, December 7, 2009)
Analog IP Porting by Topology Conversion and Optimization
(Monday, December 7, 2009)
FPGA synthesis can be a leverage point in your design flow
(Thursday, December 3, 2009)
Accelerating Bioinformatics Searching and Dot Plotting Using a Scalable FPGA Cluster
(Monday, November 30, 2009)
PRODUCT HOW-TO: Increase embedded processor efficiency through the use of distributed processing blocks
(Monday, November 30, 2009)
Using IEEE-1588 transparent clocks to improve system time synchronization accuracy
(Monday, November 30, 2009)
A multi-purpose Digital Controlled Potentiometer IP-Core for nano-scale Integration
(Monday, November 23, 2009)
High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems
(Thursday, November 19, 2009)
EDA tools and Design Methodology for multi-FPGA Designing/ Prototyping
(Monday, November 16, 2009)
SaaS and EDA: Are designers ready?
(Monday, November 16, 2009)
Multisite, collaborative hardware design calls for HCM
(Monday, November 16, 2009)
Use formal, online communication to deliver design quality closure
(Monday, November 16, 2009)
Using OCP and Coherence Extensions to Support System-Level Cache Coherence
(Thursday, November 12, 2009)
Incorporating Quality into Reusable Interface IP
(Monday, November 9, 2009)
The best of both worlds: Optimizing OCP slave memory behavior
(Monday, November 9, 2009)
Enable low power design with FPGAs
(Thursday, November 5, 2009)
Graphics processing: When DIY just doesn't make sense
(Thursday, November 5, 2009)
Stochastic Computation applied to the design of Error Correcting Decoders
(Thursday, November 5, 2009)
An UML-driven Interface Generation Approach for SoC Design
(Monday, November 2, 2009)
Migrating ARM7 Code to a Cortex-M3 MCU (Part 2)
(Monday, November 2, 2009)
Migrating ARM7 code to a Cortex-M3 MCU
(Monday, November 2, 2009)
Femtocells Gather Momentum - Security Design is Pivotal to Consumer Acceptance
(Monday, November 2, 2009)
Building advanced Cortex-M3 applications
(Thursday, October 29, 2009)
What if the IP you are looking for does not exist?
(Monday, October 26, 2009)
Adding Hardware Acceleration to the HVL Testbench
(Monday, October 26, 2009)
Why Football Players are Like Verification Engineers
(Thursday, October 22, 2009)
FPGA-based rapid prototyping of ASIC, ASSP, and SoC designs
(Thursday, October 22, 2009)
A Set of VHDL IPs to Evaluate Performance of Netwoks-on-Chip
(Monday, October 19, 2009)
Memory Power Reduction in SoC Designs Using PowerPro MG
(Monday, October 19, 2009)
Viewpoint: Solving the nanoscale IC design paradox
(Thursday, October 15, 2009)
Using scheduled cache modeling to reduce memory latencies in multicore DSP designs
(Wednesday, October 14, 2009)
Embedded software development using an interpretive instruction set simulator
(Monday, October 12, 2009)
Clock sources with integrated power supply noise rejection simplify power supply design in FPGA-based systems
(Thursday, October 8, 2009)
OCP 2.2 MVC Accelerates Verification Productivity
(Thursday, October 8, 2009)
Customizable SoC SPEAr from STMicroelectronics Solving Time to Market Issues
(Monday, October 5, 2009)
Using Tcl to create a virtual component in Verilog
(Friday, October 2, 2009)
The advantages of using massive software parallelism in EDA
(Thursday, October 1, 2009)
Don't Let Metastability Cause Problems in Your FPGA-Based Design
(Thursday, October 1, 2009)
Enabling Secure Integration of Multiple IP Cores in the Same FPGA
(Monday, September 28, 2009)
|
Previous
|
46
|
47
|
48
|
...
|
Next
|
Previous
