Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
USB 3.0 is poised to shift the PC and storage markets
(Monday, September 28, 2009)
Transactions in an OVM SystemVerilog Verification Environment
(Monday, September 28, 2009)
Multicore programming made easy?
(Thursday, September 24, 2009)
Fundamentals of Booting for Embedded Processors
(Monday, September 21, 2009)
A 24 Processors System on Chip FPGA Design with Network on Chip
(Monday, September 21, 2009)
Evaluating the performance of multi-core processors - Part 2
(Thursday, September 17, 2009)
Evaluating the performance of multi-core processors - Part 1
(Thursday, September 17, 2009)
OCP-IP SOLV eases SoC verification
(Thursday, September 17, 2009)
Anti tamper real time clock (RTC) - make your embedded system secure
(Monday, September 14, 2009)
Semiconductor IP Quality - A User guide
(Monday, September 14, 2009)
Cost-effective SoCs are the key to fostering innovation
(Wednesday, September 9, 2009)
Using platform independent models to proliferate code across multiple application environments
(Wednesday, September 9, 2009)
Survey of Chip Designers on the Value of Formal Verification Across the Spectrum of Applications
(Tuesday, September 8, 2009)
Enabling Robust and Flexible SOC Designs with AXI to PCIe Bridge Solutions
(Tuesday, September 8, 2009)
Platform Based Design using a design meta-database
(Monday, September 7, 2009)
Building high-speed FPGA memory interfaces
(Thursday, September 3, 2009)
Why Hi-Speed USB doesn't always mean high speed performance
(Wednesday, September 2, 2009)
Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2
(Monday, August 31, 2009)
OTP with a ROM Conversion Option Provides Flexibility and Cost Savings for On-Chip Microcode Storage
(Monday, August 31, 2009)
H.264 Baseline Encoder with ADI Blackfin DSP and Hardware Accelerators
(Thursday, August 27, 2009)
PRODUCT HOW-TO: Debugging hardware designs with an FPGA-based emulation tool
(Tuesday, August 25, 2009)
Timing Annotation of UnTimed Functional Models for Architecture Use-Case
(Monday, August 24, 2009)
Improving Software Driver Development and Hardware Verification Productivity using Virtual Platforms
(Monday, August 24, 2009)
Image stabilizers: Utilizing DSP for more advanced, scalable stabilization algorithms
(Thursday, August 20, 2009)
Picking the right MPSoC-based video architecture: Part 4
(Thursday, August 20, 2009)
Picking the right MPSoC-based video architecture: Part 3
(Thursday, August 20, 2009)
Picking the right MPSoC-based video architecture: Part 2
(Tuesday, August 18, 2009)
Picking the right MPSoC-based video architecture: Part 1
(Tuesday, August 18, 2009)
Virtual testing with model-based design
(Monday, August 17, 2009)
Placement of different type nodes in a Network-on-chip graph
(Monday, August 17, 2009)
Fast Design Productivity for Embedded Multiprocessor through Multi-FPGA Emulation: The case of a 48-way Multiprocessor with NOC
(Monday, August 17, 2009)
The virtual vehicle: making power management easier
(Thursday, August 13, 2009)
Serial Boot - An alternative and effective way of booting SoC externally
(Thursday, August 13, 2009)
Embedded Instrumentation Integration Using IEEE Nexus 5001 and 1149.7
(Thursday, August 13, 2009)
6 steps for optimizing the IC supply chain
(Wednesday, August 12, 2009)
Verification and Generation of Constraints
(Monday, August 10, 2009)
A Cost-Optimized Set-Top Box Architecture
(Monday, August 10, 2009)
Xilinx Virtex-6 FPGA User Guide Lite
(Thursday, August 6, 2009)
Embedded Software IP Verification
(Monday, August 3, 2009)
Virtual multi-cores simplify real-time system design
(Thursday, July 30, 2009)
Changing SoC Design Methodologies to Automate IP Integration and Reuse
(Wednesday, July 29, 2009)
SystemVerilog-VHDL-SystemC Verification IP Reuse Methodology
(Monday, July 27, 2009)
Building a software test and regression plan
(Thursday, July 23, 2009)
Requirements for Intellectual Properties in Safety Critical Airborne Electronic Hardware
(Monday, July 20, 2009)
Deinterlacing with FPGA for HDTVs
(Thursday, July 16, 2009)
Implementing the Viterbi Algorithm in Today's Digital Communications Systems
(Thursday, July 16, 2009)
High-Performance, High-Precision Memory Characterization
(Thursday, July 16, 2009)
Power verification: trust but verify, or verify and trust?
(Monday, July 13, 2009)
Small but Deadly - the Life Cycle of an I/O Bug
(Monday, July 13, 2009)
Dispelling verification myths critical for 45-nm designs
(Monday, July 13, 2009)
|
Previous
|
47
|
48
|
49
|
...
|
Next
|
Previous
