Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
To develop or buy a Verification IP
(Thursday, January 17, 2008)
Analysis: ZSP800 and VZ.AudioHD platform
(Wednesday, January 16, 2008)
FPGA design and verification using Simulink
(Monday, January 14, 2008)
RF integration: Full SoC, or just a SiP?
(Monday, January 14, 2008)
A Chip IP Integrator for System Level Design
(Monday, January 14, 2008)
USB Host IP-Core Hardware and Software Concurrent Development
(Thursday, January 10, 2008)
OCP VIP: A cost effective and robust qualification process for multimedia and telecom SoC designs
(Wednesday, January 9, 2008)
FPGA Implementation of AES Encryption and Decryption
(Wednesday, January 9, 2008)
Why we need an analog design flow that's like digital now
(Monday, January 7, 2008)
H.264 Baseline Decoder With ADI Blackfin DSP and Hardware Accelerators
(Monday, January 7, 2008)
Dealing with the challenges of integrating hardware and software verification
(Monday, January 7, 2008)
The art of FPGA construction
(Monday, January 7, 2008)
Achieving higher performance in a multicore-based packet processing engine design
(Wednesday, January 2, 2008)
Automated Test-Bench for Mobile Applications
(Wednesday, January 2, 2008)
Understanding Clock Domain Crossing Issues
(Wednesday, January 2, 2008)
Verification Platform for Complex Designs
(Wednesday, January 2, 2008)
Efficient testbench implementation for verification proposed by Synopsys staffer
(Friday, December 21, 2007)
Do the Math: Reduce Cost and Get the Right Communications System I/O Connectivity
(Thursday, December 20, 2007)
The role of secure memory in a trusted execution environment
(Thursday, December 20, 2007)
KNOW THE ISSUES: Applying FPGAs in system-critical automotive electronics
(Monday, December 17, 2007)
Using Off-the-Shelf Technology with an FPGA to Replace Custom Hardware
(Monday, December 17, 2007)
Lower the cost of intelligent power control with FPGAs
(Monday, December 17, 2007)
Achieving Yield in the Nanometer Age
(Monday, December 17, 2007)
Low Power Transport Demultiplexer for ATSC and DVB Broadcast Format
(Monday, December 17, 2007)
Designing DDR3 SDRAM controllers with today's FPGAs
(Thursday, December 13, 2007)
Staged Scenario Generation For SoC Verification
(Monday, December 10, 2007)
Applying Constrained-Random Verification to Microprocessors
(Monday, December 10, 2007)
Partitioning applications across multiple cores
(Monday, December 10, 2007)
Virtually every ASIC ends up an FPGA
(Monday, December 10, 2007)
A revolution in functional verification
(Thursday, December 6, 2007)
Pushing the Frontier in Managing Power in Embedded ASIC or SoC Design with PCI Express
(Thursday, December 6, 2007)
Leveraging system models for RTL functional verification
(Monday, December 3, 2007)
Efficient radix-4 FFT on StarCore SC3000 DSPs
(Monday, December 3, 2007)
Case study of a complex video system-on-chip
(Monday, December 3, 2007)
Embedded DSP Software Design Using Multicore a System-on-a-Chip (SoC) Architecture: Part 2
(Thursday, November 29, 2007)
Viewpoint: Embrace platform-based design
(Thursday, November 29, 2007)
Embedded DSP Software Design on a Multicore SoC Architecture: Part 1
(Thursday, November 22, 2007)
IP licensing fosters design flexibility
(Wednesday, November 21, 2007)
Using the ARM Cortex-R4 for DSP, part 1: Benchmarks
(Monday, November 19, 2007)
Designing a CMOS synthesizer RFIC
(Monday, November 19, 2007)
Configuration-based Environment that Supports Scalable PHY Verification
(Monday, November 19, 2007)
OCP SoC instrumentation solutions involve more than just trace
(Monday, November 19, 2007)
Generate FPGA designs from M-code
(Thursday, November 15, 2007)
Light-weight Communication Infrastructure for IP Integration
(Monday, November 12, 2007)
Design with Verification: Not an Oxymoron
(Monday, November 12, 2007)
Insights using NAND flash in portable designs
(Monday, November 12, 2007)
True design-for-manufacturability critical to 65-nm design success
(Thursday, November 8, 2007)
Using Serial RapidIO for FPGA co-processing
(Thursday, November 8, 2007)
Tips to leveraging pre-integrated systems: How to get your application to market in 12 months
(Monday, November 5, 2007)
How designers can survive the embedded multiprocessor revolution
(Monday, November 5, 2007)
|
Previous
|
56
|
57
|
58
|
...
|
Next
|
Previous
