Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
BCD Technology: A Unified Approach to Analog, Digital, and Power Design
(Monday, August 5, 2024)
NoCs and the transition to multi-die systems using chiplets
(Monday, August 5, 2024)
How to Turbo Charge Your SoC's CPU(s)
(Monday, July 29, 2024)
Rising respins and need for re-evaluation of chip design strategies
(Thursday, July 25, 2024)
Simplifying analog and mixed-signal design integration
(Wednesday, July 24, 2024)
AI-driven SRAM demand needs integrated repair and security
(Monday, July 22, 2024)
Understanding the contenders for the Flash memory crown
(Thursday, July 11, 2024)
Using PSS and UVM Register Models to Verify SoC Integration
(Thursday, July 11, 2024)
Select the Right Microcontroller IP for Your High-Integrity SoCs
(Monday, July 8, 2024)
Optimal OTP for Advanced Node and Emerging Applications
(Wednesday, July 3, 2024)
Adding Cache to IPs and SoCs
(Monday, July 1, 2024)
Creating SoC Designs Better and Faster With Integration Automation
(Friday, June 28, 2024)
New Developments in MIPI's High-Speed Automotive Sensor Connectivity Framework
(Thursday, June 20, 2024)
System-on-chip (SoC) design is all about IP management
(Thursday, June 13, 2024)
Time Sensitive Networking for Aerospace
(Tuesday, June 11, 2024)
Shift Left for More Efficient Block Design and Chip Integration
(Tuesday, June 11, 2024)
Certifying RISC-V: Industry Moves to Achieve RISC-V Core Quality
(Tuesday, June 11, 2024)
Speeding Derivative SoC Designs With Networks-on-Chips
(Monday, June 10, 2024)
Procrastination Is All You Need: Exponent Indexed Accumulators for Floating Point, Posits and Logarithmic Numbers
(Monday, June 3, 2024)
Why verification matters in network-on-chip (NoC) design
(Monday, May 27, 2024)
Temperature Sensors for ASICs
(Friday, May 24, 2024)
How control electronics can help scale quantum computers
(Thursday, May 23, 2024)
Functional Safety for Control and Status Registers
(Monday, May 20, 2024)
An Introduction to Post-Quantum Cryptography Algorithms
(Thursday, May 16, 2024)
The Rise of RISC-V and ISO 26262 Compliance
(Thursday, May 9, 2024)
Synopsys 3DIO Solution for Multi-Die Integration (2.5D/3D)
(Thursday, May 2, 2024)
SoC NoCs: Homegrown or Commercial Off-the-Shelf?
(Monday, April 29, 2024)
From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
(Sunday, April 21, 2024)
Embracing a More Secure Era with TLS 1.3
(Tuesday, April 2, 2024)
New PCIe Gen6 CXL3.0 retimer: a small chip for big next-gen AI
(Thursday, March 28, 2024)
Fully Depleted Silicon on Insulator devices
(Wednesday, March 27, 2024)
Fully depleted silicon technology to underlie energy-efficient designs at 28 nm and beyond
(Wednesday, March 27, 2024)
Maximizing ESD protection for automotive Ethernet applications
(Monday, March 25, 2024)
The role of cache in AI processor design
(Friday, March 22, 2024)
Understanding mmWave RADAR, its Principle & Applications
(Monday, March 11, 2024)
Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
(Thursday, March 7, 2024)
Maximizing Performance & Reliability for Flash Applications with Synopsys xSPI Solution
(Monday, March 4, 2024)
Leveraging the RISC-V Efficient Trace (E-Trace) standard
(Wednesday, February 21, 2024)
MIPI deployment in ultra-low-power streaming sensors
(Monday, February 19, 2024)
Design-Stage Analysis, Verification, and Optimization for Every Designer
(Wednesday, February 14, 2024)
SignatureIP's iNoCulator Tool - a Simple-to-use tool for Complex SoCs
(Thursday, February 8, 2024)
ASICs Bring Back Control to Supply Chains
(Thursday, February 8, 2024)
Reducing Power Hot Spots through RTL optimization techniques
(Monday, February 5, 2024)
Three Major Inflection Points for Sourcing Bluetooth Intellectual Property
(Tuesday, January 30, 2024)
FinFET Technology and Layout
(Tuesday, January 30, 2024)
Benefits of Executable Specification
(Tuesday, January 30, 2024)
SoC design: When a network-on-chip meets cache coherency
(Monday, January 29, 2024)
Debugging complex RISC-V processors
(Wednesday, January 24, 2024)
Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
(Thursday, January 18, 2024)
Moving from SoCs to Chiplets could help extend Moore's Law
(Thursday, January 18, 2024)
|
Previous
|
3
|
4
|
5
|
...
|
Next
|
Previous
