Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Beat power management challenges in advanced LTE smartphones
(Tuesday, May 29, 2012)
System-level design of mixed-signal ASICs using simulink: Efficient transitions to EDA environments
(Tuesday, May 29, 2012)
Accelerate partial reconfiguration with a 100% hardware solution
(Monday, May 28, 2012)
Implementing SPI on an OMAP-based board design
(Thursday, May 24, 2012)
Power: a significant challenge in EDA design
(Thursday, May 24, 2012)
FPGA testing for DO-254 compliance
(Tuesday, May 22, 2012)
A scalable, cost-effective phase change RAM technology
(Tuesday, May 22, 2012)
Applications and Use of Stage-based OCV
(Monday, May 21, 2012)
AMBA 4 ACE for Heterogeneous Multiprocessing SoCs
(Monday, May 21, 2012)
The growing use of programmable logic in mobile handsets
(Friday, May 18, 2012)
Reducing energy cost of intra-chip communications
(Tuesday, May 15, 2012)
Top 10 Tips for Success with Formal Analysis - Part 3
(Monday, May 14, 2012)
3D IC 2-tier 16PE Multiprocessor with 3D NoC Architecture Based on Tezzaron Technology
(Monday, May 14, 2012)
How to use the CORDIC algorithm in your FPGA design
(Monday, May 14, 2012)
Interconnect modeling at 20nm - more of the same or completely different?
(Thursday, May 10, 2012)
Landscape for board design changes beyond 10G
(Wednesday, May 9, 2012)
Using GPUs to accelerate EDA applications
(Wednesday, May 9, 2012)
How secure is AES against brute force attacks?
(Wednesday, May 9, 2012)
Enough of the sideshows - it's time for some real advancement in functional verification!
(Wednesday, May 9, 2012)
New generation RISC processing power - Green technology engenders new business opportunities
(Wednesday, May 9, 2012)
Design for reliability - the golden age of simulation driven product design
(Monday, May 7, 2012)
Channel Core Flex: An Advanced Channeliser for Next Generation Digital Radio Receivers
(Monday, May 7, 2012)
Time is money! A quick fix for those pesky FPGA design errors
(Monday, May 7, 2012)
Troubleshoot and verify 8b/10b encoded signals with a real-time oscilloscope
(Thursday, May 3, 2012)
Lessons in developing and deploying OVM Compliant VIP
(Thursday, May 3, 2012)
Hierarchical methods for power intent specification
(Monday, April 30, 2012)
Processor Optimization Pack (POP) Solutions: Enabling the Fastest Design Closure of Your ARM Cortex-A9 Processor
(Monday, April 30, 2012)
A Digital Design Flow for Differential ECL High Speed Applications
(Monday, April 30, 2012)
A modeling approach for power integrity simulation in 3D-IC designs
(Monday, April 30, 2012)
Changing the paradigm for TV silicon tuners
(Thursday, April 26, 2012)
DMA IP Integration
(Monday, April 23, 2012)
The Challenge of the Clock Domain Crossing verification in DO-254
(Monday, April 23, 2012)
Design for power methodology
(Friday, April 20, 2012)
Managing the coming explosion of embedded multicore virtualization
(Thursday, April 19, 2012)
Low power is everywhere
(Thursday, April 19, 2012)
Design considerations for power sensitive embedded devices
(Wednesday, April 18, 2012)
Building predictability into your low-power design flow
(Tuesday, April 17, 2012)
Enabling High Performance SoCs Through Multi-Die Re-use
(Monday, April 16, 2012)
SoC low-power verification requires a full-chip solution
(Friday, April 13, 2012)
"Early and accurate" power analysis: myth or reality?
(Thursday, April 12, 2012)
Boost MCU security AND performance with hardware accelerated crypto
(Thursday, April 12, 2012)
Automatic C-to-VHDL testbench generation shortens FPGA development time
(Thursday, April 12, 2012)
Tips for testing processor cores
(Thursday, April 12, 2012)
Which USB is right for your application? (Part 3)
(Monday, April 9, 2012)
2D vs. 2.5D vs. 3D ICs 101
(Monday, April 9, 2012)
Considerations for writing UPF for a hierarchical flow
(Monday, April 9, 2012)
Inside the Xilinx Kintex-7 FPGA: A closer look at the first FPGA to use HKMG technology
(Friday, April 6, 2012)
Opinion: Challenges and techniques to meet power budget in complex systems
(Friday, April 6, 2012)
Overcome signal attenuation, noise and jitter interference challenges in USB 3.0 system design
(Thursday, April 5, 2012)
Optimizing performance, power, and area in SoC designs using MIPS multi-threaded processors
(Wednesday, April 4, 2012)
|
Previous
|
35
|
36
|
37
|
...
|
Next
|
Previous
