Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Rethinking embedded memory
(Tuesday, January 10, 2012)
How formal MDV can eliminate IP integration uncertainty
(Monday, January 9, 2012)
Functional Coverage Analysis for IP Cores and an Approach to Scaledown Overall Simulation Time
(Tuesday, January 3, 2012)
Significance of standardized, interoperable, proven and integration ready stacks for mass adoption of next generation smart surveillance systems
(Tuesday, January 3, 2012)
Shortage of Verification Resources in the Semiconductor industry
(Tuesday, January 3, 2012)
Automating Design Rule Waivers in SoC IP Reuse
(Tuesday, December 27, 2011)
How to design secure USB-based dongles
(Thursday, December 22, 2011)
Understanding Skew in 100GBASE-R4 applications
(Thursday, December 15, 2011)
Single event effects (SEEs) in FPGAs, ASICs, and processors, part I: impact and analysis
(Thursday, December 15, 2011)
Taking advantage of the Cortex-M3's pre-emptive context switches
(Tuesday, December 13, 2011)
Keeping time on 40/100G networks with high-performance clocks
(Tuesday, December 13, 2011)
Top 10 Tips for Success with Formal Analysis - Part 1
(Monday, December 12, 2011)
Automated Architecture Checking of UML Based SoC Specifications
(Monday, December 12, 2011)
Public key cryptography and security certificates
(Monday, December 5, 2011)
Using SystemVue to overcome 4G challenges
(Monday, December 5, 2011)
Transfer from FPGAs for prototype to ASICs for production
(Wednesday, November 30, 2011)
System Performance Analysis and Software Optimization Using a TLM Virtual Platform
(Wednesday, November 23, 2011)
Securing your apps with Public Key Cryptography & Digital Signature
(Wednesday, November 23, 2011)
Using FPGAs to solve challenges in industrial applications
(Wednesday, November 23, 2011)
Building 3D-ICs: Tool Flow and Design Software (Part 1)
(Tuesday, November 22, 2011)
Prototyping Mesh-of-Tree NOC Based MPSOC on Mesh-of-Tree FPGA Devices
(Monday, November 21, 2011)
A brief primer on embedded SoC packaging options
(Monday, November 21, 2011)
e-MMC vs. NAND with built-in ECC
(Friday, November 18, 2011)
A new wave in wireless: Small cells for a heterogeneous network
(Friday, November 18, 2011)
SerDes chip enables integration of multiple video streams
(Friday, November 18, 2011)
Hardware/software design requirements planning: Part 4 - Computer software approaches
(Monday, November 14, 2011)
icyflex: an ultra-low power DSP core for portable applications
(Monday, November 14, 2011)
Add graphics without using a dedicated graphics controller
(Wednesday, November 9, 2011)
Hardware/software design requirements planning: Part 3 - Performance requirements analysis
(Wednesday, November 9, 2011)
Building a high-performance camera for wood inspection
(Wednesday, November 9, 2011)
Stellamar's all-digital, fully-synthesizable, analog-to-digital converters for Microsemi FPGAs
(Wednesday, November 9, 2011)
Hardware/software design requirements planning - Part 2: Decomposition using structured analysis
(Tuesday, November 8, 2011)
Design and Implementation of an OCP-IP Compliant 64-Node Butterfly Network on Chip on Multi-FPGA
(Monday, November 7, 2011)
Hardware/software design requirements analysis: Part 1 - Laying the ground work
(Monday, November 7, 2011)
How to build a better DC/DC regulator using FPGAs
(Thursday, November 3, 2011)
Overcoming 40G/100G SerDes design and implementation challenges
(Wednesday, November 2, 2011)
Distributed Video Coding: Adaptive Video Splitter
(Monday, October 31, 2011)
Simple ways to manage different clock frequencies of audio codecs
(Wednesday, October 26, 2011)
The basics of low power programming on the Cortex-M0
(Wednesday, October 26, 2011)
A new approach to hardware design project management
(Wednesday, October 26, 2011)
Big.LITTLE processing with ARM Cortex-A15 & Cortex-A7
(Tuesday, October 25, 2011)
Basics of porting C-code to and between ARM CPUs: ARM7TDMI and Cortex-M0
(Wednesday, October 19, 2011)
Implementing high Speed USB functionality with FPGA- and ASIC-based designs
(Wednesday, October 19, 2011)
Creating the Xilinx Zynq-7000 Extensible Processing Platform
(Tuesday, October 18, 2011)
Assertion-based verification in mixed-signal design
(Tuesday, October 18, 2011)
Argument for anti-fuse non-volatile memory in 28nm high-K metal gate
(Monday, October 17, 2011)
Addressing the new challenges of ASIC/SoC prototyping with FPGAs
(Thursday, October 13, 2011)
Agile hardware development - nonsense or necessity?
(Tuesday, October 11, 2011)
Multi-FPGA NOC Based 64-Core MPSOC: A Hierarchical and Modular Design Methodology
(Monday, October 10, 2011)
Time carefully the adoption of your next-generation processor
(Monday, October 10, 2011)
|
Previous
|
37
|
38
|
39
|
...
|
Next
|
Previous
